{"id":"https://openalex.org/W2146082219","doi":"https://doi.org/10.1142/s0218126614501370","title":"DESIGN OF A FULLY INTEGRATED 2.4 GHz FREQUENCY PLL SYNTHESIZER FOR ZigBee TRANSCEIVER APPLICATION","display_name":"DESIGN OF A FULLY INTEGRATED 2.4 GHz FREQUENCY PLL SYNTHESIZER FOR ZigBee TRANSCEIVER APPLICATION","publication_year":2014,"publication_date":"2014-08-01","ids":{"openalex":"https://openalex.org/W2146082219","doi":"https://doi.org/10.1142/s0218126614501370","mag":"2146082219"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126614501370","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126614501370","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100446349","display_name":"Di Li","orcid":"https://orcid.org/0000-0001-6118-7401"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"DI LI","raw_affiliation_strings":["School of Microelectronics, Xidian University, No. 2 Taibai Road, Mailbox 373, Xi'an, Shaanxi 710071, P. R. China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University, No. 2 Taibai Road, Mailbox 373, Xi'an, Shaanxi 710071, P. R. China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100402361","display_name":"Yintang Yang","orcid":"https://orcid.org/0000-0001-9745-5404"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"YINTANG YANG","raw_affiliation_strings":["School of Microelectronics, Xidian University, No. 2 Taibai Road, Mailbox 373, Xi'an, Shaanxi 710071, P. R. China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University, No. 2 Taibai Road, Mailbox 373, Xi'an, Shaanxi 710071, P. R. China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110308389","display_name":"Duan Zhou","orcid":null},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"DUAN ZHOU","raw_affiliation_strings":["School of Microelectronics, Xidian University, No. 2 Taibai Road, Mailbox 373, Xi'an, Shaanxi 710071, P. R. China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University, No. 2 Taibai Road, Mailbox 373, Xi'an, Shaanxi 710071, P. R. China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101589174","display_name":"Yani Li","orcid":"https://orcid.org/0000-0003-2726-0681"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"YANI LI","raw_affiliation_strings":["School of Microelectronics, Xidian University, No. 2 Taibai Road, Mailbox 373, Xi'an, Shaanxi 710071, P. R. China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University, No. 2 Taibai Road, Mailbox 373, Xi'an, Shaanxi 710071, P. R. China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101425604","display_name":"Xiaopeng Wu","orcid":"https://orcid.org/0000-0001-8425-3571"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"XIAOPENG WU","raw_affiliation_strings":["School of Microelectronics, Xidian University, No. 2 Taibai Road, Mailbox 373, Xi'an, Shaanxi 710071, P. R. China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University, No. 2 Taibai Road, Mailbox 373, Xi'an, Shaanxi 710071, P. R. China","institution_ids":["https://openalex.org/I149594827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4259,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.70165115,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"23","issue":"10","first_page":"1450137","last_page":"1450137"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.9090290069580078},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.8244705200195312},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.7582813501358032},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.753801703453064},{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.679250955581665},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6747310757637024},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6632068157196045},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.5854925513267517},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.545385479927063},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5308517217636108},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.4660687744617462},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.4382779896259308},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3774900436401367},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.33210331201553345},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.2512461543083191},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24349501729011536}],"concepts":[{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.9090290069580078},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.8244705200195312},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.7582813501358032},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.753801703453064},{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.679250955581665},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6747310757637024},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6632068157196045},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.5854925513267517},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.545385479927063},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5308517217636108},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.4660687744617462},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.4382779896259308},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3774900436401367},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33210331201553345},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.2512461543083191},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24349501729011536},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126614501370","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126614501370","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8600000143051147,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1965272013","https://openalex.org/W1993188352","https://openalex.org/W1998253193","https://openalex.org/W2008386962","https://openalex.org/W2017979424","https://openalex.org/W2073227744","https://openalex.org/W2079016261","https://openalex.org/W2105611532","https://openalex.org/W2115662638","https://openalex.org/W2125158984","https://openalex.org/W2126040583","https://openalex.org/W2127972476","https://openalex.org/W2165348915","https://openalex.org/W2171297533"],"related_works":["https://openalex.org/W2141726610","https://openalex.org/W2976219355","https://openalex.org/W2061664740","https://openalex.org/W2540766993","https://openalex.org/W2089131288","https://openalex.org/W1600405202","https://openalex.org/W2911266525","https://openalex.org/W1486070987","https://openalex.org/W2086169776","https://openalex.org/W2017334866"],"abstract_inverted_index":{"A":[0],"2.4-GHz":[1],"fully":[2],"integrated":[3],"frequency":[4,18,27,31],"synthesizer":[5,19],"is":[6,41],"presented":[7],"in":[8,69],"this":[9],"paper":[10],"for":[11,43],"Low-IF":[12],"ZigBee":[13],"(IEEE802.15.4)":[14],"transceiver":[15],"applications.":[16],"The":[17,36,64,91],"meets":[20],"the":[21,44,52,56,123],"system":[22],"requirement":[23],"of":[24,33,55,97,110],"2.4\u20132.4835":[25],"GHz":[26],"range":[28],"with":[29],"a":[30,70,80,94,101],"resolution":[32],"5":[34],"MHz.":[35],"automatic-amplitude":[37],"control":[38],"(AAC)":[39],"technique":[40],"employed":[42],"voltage-controlled":[45],"oscillator":[46],"(VCO)":[47],"which":[48],"helps":[49],"to":[50],"optimize":[51],"output":[53],"amplitude":[54],"VCO":[57],"over":[58],"voltage,":[59],"process":[60,78],"and":[61,87,106,131],"temperature":[62],"variations.":[63],"chip":[65],"has":[66,93],"been":[67],"fabricated":[68],"0.18":[71],"\u03bcm":[72],"complementary":[73],"metal":[74,85],"oxide":[75],"semiconductor":[76],"(CMOS)":[77],"using":[79],"single":[81],"poly":[82],"layer,":[83],"four":[84],"layers":[86],"metal\u2013insulator\u2013metal":[88],"(MIM)":[89],"capacitors.":[90],"synthesized":[92],"current":[95],"dissipation":[96],"4.7":[98],"mA":[99],"from":[100],"1.8":[102],"V":[103],"power":[104],"supply":[105],"occupies":[107],"an":[108],"area":[109],"1":[111],"mm":[112,116],"2":[113,117],"\u00d7":[114],"0.85":[115],".":[118],"Measurement":[119],"results":[120],"show":[121],"that":[122],"phase":[124],"noise":[125],"are":[126],"-82":[127],"dBc/Hz\u2013100":[128],"kHz":[129],"offset":[130,135],"-109":[132],"dBc/Hz\u20131":[133],"MHz":[134],"respectively.":[136]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}