{"id":"https://openalex.org/W2074639130","doi":"https://doi.org/10.1142/s0218126614501254","title":"A 7.8 mW 5.2% FSK ERROR TWO-POINT MODULATOR WITHOUT CALIBRATION","display_name":"A 7.8 mW 5.2% FSK ERROR TWO-POINT MODULATOR WITHOUT CALIBRATION","publication_year":2014,"publication_date":"2014-06-30","ids":{"openalex":"https://openalex.org/W2074639130","doi":"https://doi.org/10.1142/s0218126614501254","mag":"2074639130"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126614501254","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126614501254","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091110072","display_name":"Chenluan Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"CHENLUAN WANG","raw_affiliation_strings":["Department of Electronic Science and Technology, University of Science and Technology of China, 443 Huangshan Rd, Hefei, Anhui, 230027, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Science and Technology, University of Science and Technology of China, 443 Huangshan Rd, Hefei, Anhui, 230027, China","institution_ids":["https://openalex.org/I126520041"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080182658","display_name":"Shengxi Diao","orcid":"https://orcid.org/0000-0001-6899-2614"},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"SHENGXI DIAO","raw_affiliation_strings":["Department of Electronic Science and Technology, University of Science and Technology of China, 443 Huangshan Rd, Hefei, Anhui, 230027, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Science and Technology, University of Science and Technology of China, 443 Huangshan Rd, Hefei, Anhui, 230027, China","institution_ids":["https://openalex.org/I126520041"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100692096","display_name":"Nan Chen","orcid":"https://orcid.org/0000-0003-4598-1466"},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"NAN CHEN","raw_affiliation_strings":["Department of Electronic Science and Technology, University of Science and Technology of China, 443 Huangshan Rd, Hefei, Anhui, 230027, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Science and Technology, University of Science and Technology of China, 443 Huangshan Rd, Hefei, Anhui, 230027, China","institution_ids":["https://openalex.org/I126520041"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017437002","display_name":"Fei Jia","orcid":"https://orcid.org/0000-0002-0221-0664"},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"FEI JIA","raw_affiliation_strings":["Department of Electronic Science and Technology, University of Science and Technology of China, 443 Huangshan Rd, Hefei, Anhui, 230027, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Science and Technology, University of Science and Technology of China, 443 Huangshan Rd, Hefei, Anhui, 230027, China","institution_ids":["https://openalex.org/I126520041"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078740447","display_name":"Fujiang Lin","orcid":"https://orcid.org/0000-0001-9238-6737"},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"FUJIANG LIN","raw_affiliation_strings":["Department of Electronic Science and Technology, University of Science and Technology of China, 443 Huangshan Rd, Hefei, Anhui, 230027, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Science and Technology, University of Science and Technology of China, 443 Huangshan Rd, Hefei, Anhui, 230027, China","institution_ids":["https://openalex.org/I126520041"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I126520041"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.11991079,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"23","issue":"09","first_page":"1450125","last_page":"1450125"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/frequency-shift-keying","display_name":"Frequency-shift keying","score":0.7892212867736816},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.7358279824256897},{"id":"https://openalex.org/keywords/varicap","display_name":"Varicap","score":0.7181531190872192},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.6411694288253784},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5564085245132446},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5561971068382263},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.49201247096061707},{"id":"https://openalex.org/keywords/modulation","display_name":"Modulation (music)","score":0.4636681377887726},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.38736212253570557},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.34931573271751404},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.30328404903411865},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.29901862144470215},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.23971465229988098},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.18249282240867615},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.15997064113616943},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.14890700578689575},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.12252998352050781},{"id":"https://openalex.org/keywords/acoustics","display_name":"Acoustics","score":0.09080982208251953}],"concepts":[{"id":"https://openalex.org/C163996819","wikidata":"https://www.wikidata.org/wiki/Q1166054","display_name":"Frequency-shift keying","level":4,"score":0.7892212867736816},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.7358279824256897},{"id":"https://openalex.org/C15485314","wikidata":"https://www.wikidata.org/wiki/Q467463","display_name":"Varicap","level":4,"score":0.7181531190872192},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.6411694288253784},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5564085245132446},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5561971068382263},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.49201247096061707},{"id":"https://openalex.org/C123079801","wikidata":"https://www.wikidata.org/wiki/Q750240","display_name":"Modulation (music)","level":2,"score":0.4636681377887726},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.38736212253570557},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.34931573271751404},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.30328404903411865},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29901862144470215},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.23971465229988098},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.18249282240867615},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.15997064113616943},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.14890700578689575},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.12252998352050781},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.09080982208251953},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C195251586","wikidata":"https://www.wikidata.org/wiki/Q1185939","display_name":"Demodulation","level":3,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126614501254","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126614501254","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8399999737739563}],"awards":[],"funders":[{"id":"https://openalex.org/F4320325599","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1975831661","https://openalex.org/W1978223632","https://openalex.org/W2046919848","https://openalex.org/W2124815679","https://openalex.org/W2125158984","https://openalex.org/W2126173456","https://openalex.org/W2139625690","https://openalex.org/W2141181202","https://openalex.org/W2166115090","https://openalex.org/W2167284852","https://openalex.org/W2168425640","https://openalex.org/W3215620772"],"related_works":["https://openalex.org/W2024671495","https://openalex.org/W2095964384","https://openalex.org/W2011685869","https://openalex.org/W2351038718","https://openalex.org/W2976219355","https://openalex.org/W2102265341","https://openalex.org/W3120993187","https://openalex.org/W4255011821","https://openalex.org/W2129934783","https://openalex.org/W2089131288"],"abstract_inverted_index":{"A":[0],"low":[1],"power":[2],"phase":[3],"locked":[4],"loop":[5],"(PLL)-based":[6],"modulator":[7,18,37,107],"for":[8,113],"wireless":[9],"sensor":[10],"application":[11],"is":[12,48,93],"presented":[13],"in":[14,23,78,101],"this":[15],"paper.":[16],"The":[17],"adopts":[19],"two-point":[20],"modulation":[21],"architecture":[22],"high-pass":[24],"and":[25,38,75,98,128],"low-pass":[26],"paths":[27],"of":[28,56,66],"PLL;":[29],"it":[30],"modulates":[31],"the":[32,52,57,62,88,106,131],"divide":[33],"ratio":[34],"through":[35],"sigma-delta":[36],"VCO":[39],"frequency":[40,53,64],"tuning":[41,54,81],"port":[42],"simultaneously.":[43],"An":[44],"interleave-biased":[45],"varactor":[46],"pair":[47],"used":[49],"to":[50,60,95],"linearize":[51],"curve":[55],"VCO.":[58],"Besides,":[59],"achieve":[61],"desired":[63],"deviation":[65],"500":[67],"kHz,":[68],"we":[69],"use":[70],"a":[71,109],"structure":[72],"with":[73,80],"parallel":[74],"serial":[76],"capacitances":[77],"combination":[79],"varactors.":[82],"This":[83],"topology":[84],"does":[85],"not":[86],"need":[87],"minimum":[89],"size":[90],"varactor,":[91],"which":[92],"sensitive":[94],"process":[96],"variation":[97],"mismatch.":[99],"Implemented":[100],"standard":[102],"0.18-\u03bcm":[103],"CMOS":[104],"process,":[105],"achieves":[108],"5.2%":[110],"FSK":[111],"error":[112],"2":[114],"Mbps":[115],"data":[116],"rate":[117],"without":[118],"using":[119],"any":[120],"auto-calibration":[121],"circuit,":[122],"consuming":[123],"7.8-mW":[124],"power.":[125],"Loop":[126],"filter":[127],"crystal":[129],"are":[130],"only":[132],"off-chip":[133],"components.":[134]},"counts_by_year":[],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}