{"id":"https://openalex.org/W2094728985","doi":"https://doi.org/10.1142/s0218126614501084","title":"COMPOSITE TRANSISTOR CELL USING DYNAMIC BODY BIAS FOR HIGH GAIN AND LOW-VOLTAGE APPLICATIONS","display_name":"COMPOSITE TRANSISTOR CELL USING DYNAMIC BODY BIAS FOR HIGH GAIN AND LOW-VOLTAGE APPLICATIONS","publication_year":2014,"publication_date":"2014-05-27","ids":{"openalex":"https://openalex.org/W2094728985","doi":"https://doi.org/10.1142/s0218126614501084","mag":"2094728985"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126614501084","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126614501084","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067248884","display_name":"Vandana Niranjan","orcid":"https://orcid.org/0000-0001-8992-176X"},"institutions":[{"id":"https://openalex.org/I20791572","display_name":"Indira Gandhi Institute of Technology","ror":"https://ror.org/0010jkx06","country_code":"IN","type":"education","lineage":["https://openalex.org/I20791572"]},{"id":"https://openalex.org/I4210143260","display_name":"Indira Gandhi Delhi Technical University for Women","ror":"https://ror.org/057c5p638","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210143260"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"VANDANA NIRANJAN","raw_affiliation_strings":["Department of Electronics & Communication Engineering, Indira Gandhi Delhi Technical University for Women, Kashmere Gate, New Delhi 110006, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics & Communication Engineering, Indira Gandhi Delhi Technical University for Women, Kashmere Gate, New Delhi 110006, India","institution_ids":["https://openalex.org/I20791572","https://openalex.org/I4210143260"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103986662","display_name":"Ashwani Kumar","orcid":null},"institutions":[{"id":"https://openalex.org/I20791572","display_name":"Indira Gandhi Institute of Technology","ror":"https://ror.org/0010jkx06","country_code":"IN","type":"education","lineage":["https://openalex.org/I20791572"]},{"id":"https://openalex.org/I4210143260","display_name":"Indira Gandhi Delhi Technical University for Women","ror":"https://ror.org/057c5p638","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210143260"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"ASHWANI KUMAR","raw_affiliation_strings":["Department of Electronics & Communication Engineering, Indira Gandhi Delhi Technical University for Women, Kashmere Gate, New Delhi 110006, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics & Communication Engineering, Indira Gandhi Delhi Technical University for Women, Kashmere Gate, New Delhi 110006, India","institution_ids":["https://openalex.org/I20791572","https://openalex.org/I4210143260"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110879575","display_name":"Shail Bala Jain","orcid":null},"institutions":[{"id":"https://openalex.org/I4210143260","display_name":"Indira Gandhi Delhi Technical University for Women","ror":"https://ror.org/057c5p638","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210143260"]},{"id":"https://openalex.org/I20791572","display_name":"Indira Gandhi Institute of Technology","ror":"https://ror.org/0010jkx06","country_code":"IN","type":"education","lineage":["https://openalex.org/I20791572"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"SHAIL BALA JAIN","raw_affiliation_strings":["Department of Electronics & Communication Engineering, Indira Gandhi Delhi Technical University for Women, Kashmere Gate, New Delhi 110006, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics & Communication Engineering, Indira Gandhi Delhi Technical University for Women, Kashmere Gate, New Delhi 110006, India","institution_ids":["https://openalex.org/I20791572","https://openalex.org/I4210143260"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5067248884"],"corresponding_institution_ids":["https://openalex.org/I20791572","https://openalex.org/I4210143260"],"apc_list":null,"apc_paid":null,"fwci":1.4946,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.82003989,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"23","issue":"08","first_page":"1450108","last_page":"1450108"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6690804362297058},{"id":"https://openalex.org/keywords/cascode","display_name":"Cascode","score":0.6680088043212891},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5606182217597961},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5155699253082275},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5116048455238342},{"id":"https://openalex.org/keywords/output-impedance","display_name":"Output impedance","score":0.488739013671875},{"id":"https://openalex.org/keywords/biasing","display_name":"Biasing","score":0.4292261004447937},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4226703345775604},{"id":"https://openalex.org/keywords/electrical-impedance","display_name":"Electrical impedance","score":0.4125424027442932},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.39924219250679016},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26690182089805603}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6690804362297058},{"id":"https://openalex.org/C2775946640","wikidata":"https://www.wikidata.org/wiki/Q1735017","display_name":"Cascode","level":4,"score":0.6680088043212891},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5606182217597961},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5155699253082275},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5116048455238342},{"id":"https://openalex.org/C58112919","wikidata":"https://www.wikidata.org/wiki/Q631203","display_name":"Output impedance","level":3,"score":0.488739013671875},{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.4292261004447937},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4226703345775604},{"id":"https://openalex.org/C17829176","wikidata":"https://www.wikidata.org/wiki/Q179043","display_name":"Electrical impedance","level":2,"score":0.4125424027442932},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.39924219250679016},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26690182089805603}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126614501084","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126614501084","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7599999904632568,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W81748754","https://openalex.org/W611446389","https://openalex.org/W1533614470","https://openalex.org/W1994259229","https://openalex.org/W2005890260","https://openalex.org/W2030387700","https://openalex.org/W2059867234","https://openalex.org/W2079369137","https://openalex.org/W2102091251","https://openalex.org/W2140281076","https://openalex.org/W2145851697","https://openalex.org/W2150338639","https://openalex.org/W2156009423","https://openalex.org/W2157321309","https://openalex.org/W2186444698","https://openalex.org/W3022699844"],"related_works":["https://openalex.org/W2167134364","https://openalex.org/W2045295800","https://openalex.org/W2217307244","https://openalex.org/W2093117684","https://openalex.org/W3090753828","https://openalex.org/W2058888639","https://openalex.org/W2015102434","https://openalex.org/W2247061535","https://openalex.org/W1967953710","https://openalex.org/W2140440444"],"abstract_inverted_index":{"In":[0],"this":[1],"work,":[2],"a":[3],"new":[4],"composite":[5],"transistor":[6],"cell":[7,16,30,47,70,86,96,135,146],"using":[8,90,115],"dynamic":[9],"body":[10,33,60],"bias":[11,61],"technique":[12,62],"is":[13,17,31,35,158,176],"proposed.":[14],"This":[15],"based":[18],"on":[19],"self":[20,42],"cascode":[21,43],"topology.":[22],"The":[23,45,94,133],"key":[24],"attractive":[25],"feature":[26],"of":[27,67,83,104,151],"the":[28,64,68,84,130,149,172],"proposed":[29,46,69,85,95,134],"that":[32],"effect":[34],"utilized":[36],"to":[37,128],"realize":[38],"asymmetric":[39],"threshold":[40],"voltage":[41,103],"structure.":[44],"has":[48,87],"nearly":[49],"four":[50],"times":[51],"higher":[52],"output":[53,77],"impedance":[54,78],"than":[55],"its":[56],"conventional":[57],"version.":[58],"Dynamic":[59],"increases":[63],"intrinsic":[65,80],"gain":[66,81,153],"by":[71],"11.17":[72],"dB.":[73],"Analytical":[74],"formulation":[75],"for":[76,161],"and":[79,107,157,163],"parameters":[82],"been":[88],"derived":[89],"small":[91],"signal":[92,174],"analysis.":[93],"can":[97],"operate":[98],"at":[99],"low":[100],"power":[101],"supply":[102],"1":[105],"V":[106],"consumes":[108],"merely":[109],"43.1":[110],"nW.":[111],"PSpice":[112],"simulation":[113],"results":[114],"180":[116],"nm":[117],"CMOS":[118],"technology":[119],"from":[120],"Taiwan":[121],"Semiconductor":[122],"Manufacturing":[123],"Company":[124],"(TSMC)":[125],"are":[126],"included":[127],"prove":[129],"unique":[131],"results.":[132],"could":[136],"constitute":[137],"an":[138],"efficient":[139],"analog":[140,154],"Very":[141],"Large":[142],"Scale":[143],"Integration":[144],"(VLSI)":[145],"library":[147],"in":[148],"design":[150],"high":[152],"integrated":[155],"circuits":[156],"particularly":[159],"interesting":[160],"biomedical":[162],"instrumentation":[164],"applications":[165],"requiring":[166],"low-voltage":[167],"low-power":[168],"operation":[169],"capability":[170],"where":[171],"processing":[173],"frequency":[175],"very":[177],"low.":[178]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}