{"id":"https://openalex.org/W2017323836","doi":"https://doi.org/10.1142/s0218126614500923","title":"DESIGN OF 64-BIT SQUARER BASED ON VEDIC MATHEMATICS","display_name":"DESIGN OF 64-BIT SQUARER BASED ON VEDIC MATHEMATICS","publication_year":2014,"publication_date":"2014-04-24","ids":{"openalex":"https://openalex.org/W2017323836","doi":"https://doi.org/10.1142/s0218126614500923","mag":"2017323836"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126614500923","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126614500923","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044499339","display_name":"Prabir Saha","orcid":"https://orcid.org/0000-0001-6140-4680"},"institutions":[{"id":"https://openalex.org/I9523339","display_name":"National Institute of Technology Meghalaya","ror":"https://ror.org/020vd6n84","country_code":"IN","type":"education","lineage":["https://openalex.org/I9523339"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"PRABIR SAHA","raw_affiliation_strings":["Department of Electronics and Communication Engineering, National Institute of Technology, Meghalaya-793003, India","Department of Electronics and Communication Engineering, National Institute of Technology, Meghalaya, 793003, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, National Institute of Technology, Meghalaya-793003, India","institution_ids":["https://openalex.org/I9523339"]},{"raw_affiliation_string":"Department of Electronics and Communication Engineering, National Institute of Technology, Meghalaya, 793003, India","institution_ids":["https://openalex.org/I9523339"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007575867","display_name":"Deepak Kumar","orcid":"https://orcid.org/0000-0002-3399-2582"},"institutions":[{"id":"https://openalex.org/I9523339","display_name":"National Institute of Technology Meghalaya","ror":"https://ror.org/020vd6n84","country_code":"IN","type":"education","lineage":["https://openalex.org/I9523339"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"DEEPAK KUMAR","raw_affiliation_strings":["Department of Computer Science and Engineering, National Institute of Technology, Meghalaya-793003, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, National Institute of Technology, Meghalaya-793003, India","institution_ids":["https://openalex.org/I9523339"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089850885","display_name":"Partha Bhattacharyya","orcid":"https://orcid.org/0000-0003-0352-0995"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"PARTHA BHATTACHARYYA","raw_affiliation_strings":["Department of Electronics and Telecommunication Engineering, Indian Institute of Engineering Science and Technology, Shibpur Howrah-711103, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunication Engineering, Indian Institute of Engineering Science and Technology, Shibpur Howrah-711103, India","institution_ids":["https://openalex.org/I98365261"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069928017","display_name":"Anup Dandapat","orcid":"https://orcid.org/0000-0002-0997-1220"},"institutions":[{"id":"https://openalex.org/I9523339","display_name":"National Institute of Technology Meghalaya","ror":"https://ror.org/020vd6n84","country_code":"IN","type":"education","lineage":["https://openalex.org/I9523339"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"ANUP DANDAPAT","raw_affiliation_strings":["Department of Electronics and Communication Engineering, National Institute of Technology, Meghalaya-793003, India","Department of Electronics and Communication Engineering, National Institute of Technology, Meghalaya, 793003, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, National Institute of Technology, Meghalaya-793003, India","institution_ids":["https://openalex.org/I9523339"]},{"raw_affiliation_string":"Department of Electronics and Communication Engineering, National Institute of Technology, Meghalaya, 793003, India","institution_ids":["https://openalex.org/I9523339"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4144,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.6674042,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"23","issue":"07","first_page":"1450092","last_page":"1450092"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7846481204032898},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.7160501480102539},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.6099743843078613},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5865811109542847},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.5729768872261047},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.5384286642074585},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4969680607318878},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.4813474118709564},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4357856810092926},{"id":"https://openalex.org/keywords/4-bit","display_name":"4-bit","score":0.41884779930114746},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.4185061454772949},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4116404056549072},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.39997756481170654},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2888423204421997},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2481359839439392},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14942866563796997},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10126370191574097}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7846481204032898},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.7160501480102539},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.6099743843078613},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5865811109542847},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.5729768872261047},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.5384286642074585},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4969680607318878},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.4813474118709564},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4357856810092926},{"id":"https://openalex.org/C194986542","wikidata":"https://www.wikidata.org/wiki/Q229932","display_name":"4-bit","level":3,"score":0.41884779930114746},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.4185061454772949},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4116404056549072},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.39997756481170654},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2888423204421997},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2481359839439392},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14942866563796997},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10126370191574097},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126614500923","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126614500923","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8700000047683716,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W156735343","https://openalex.org/W1572448354","https://openalex.org/W1894830320","https://openalex.org/W1922926582","https://openalex.org/W1981371093","https://openalex.org/W1983849809","https://openalex.org/W1988334323","https://openalex.org/W2008620520","https://openalex.org/W2047532990","https://openalex.org/W2057162062","https://openalex.org/W2061021648","https://openalex.org/W2082377229","https://openalex.org/W2082981326","https://openalex.org/W2127974982","https://openalex.org/W2132196320","https://openalex.org/W2162765074","https://openalex.org/W2214130411"],"related_works":["https://openalex.org/W4386229492","https://openalex.org/W4312638859","https://openalex.org/W2433005626","https://openalex.org/W2132196320","https://openalex.org/W2133829599","https://openalex.org/W3201481164","https://openalex.org/W2741251598","https://openalex.org/W4289821094","https://openalex.org/W31956781","https://openalex.org/W2017323836"],"abstract_inverted_index":{"\"Vedic":[0],"mathematics\"":[1],"is":[2,29],"the":[3,36,62,65,87,122,178],"ancient":[4,27,151],"methodology":[5],"of":[6,13,64,80,89,94,121,140,156],"mathematics":[7,28],"which":[8,60],"has":[9],"a":[10,81,137],"unique":[11],"technique":[12],"calculations":[14],"based":[15],"on":[16],"16":[17,128],"\"sutras\"":[18],"(formulae).":[19],"A":[20],"Vedic":[21,37,152,181],"squarer":[22,44,52,82,125],"design":[23],"(ASIC)":[24],"using":[25,114],"such":[26],"presented":[30],"in":[31,163,174],"this":[32],"paper.":[33],"By":[34,146],"employing":[35],"mathematics,":[38,153],"an":[39],"(N":[40],"\u00d7":[41],"N)":[42,56],"bit":[43],"implementation":[45],"was":[46,97,126],"transformed":[47],"into":[48],"just":[49],"one":[50,58],"small":[51],"(bit":[53],"length":[54],"\u226a":[55],"and":[57,76,99,105,130,170],"adder":[59],"reduces":[61],"handling":[63],"partial":[66,90,157],"products":[67,158],"significantly,":[68],"owing":[69],"to":[70],"high":[71],"speed":[72,166],"operation.":[73],"Propagation":[74],"delay":[75,104,120],"dynamic":[77,106],"power":[78,107,135,175],"consumption":[79,108],"were":[83,109,159],"minimized":[84],"significantly":[85],"through":[86],"reduction":[88,173],"products.":[91],"The":[92,118],"functionality":[93],"these":[95],"circuits":[96],"checked":[98],"performance":[100],"parameters":[101],"like":[102],"propagation":[103,119],"calculated":[110],"by":[111],"spice":[112],"spectre":[113],"90-nm":[115],"CMOS":[116],"technology.":[117],"proposed":[123],"64-bit":[124],"~":[127,132,141,164,171],"ns":[129],"consumed":[131],"6.79":[133],"mW":[134],"for":[136],"layout":[138],"area":[139],"5.39":[142],"mm":[143],"2":[144],".":[145],"combining":[147],"Boolean":[148],"logic":[149],"with":[150,177],"substantial":[154],"amount":[155],"eliminated":[160],"that":[161],"resulted":[162],"12%":[165],"improvement":[167],"(propagation":[168],"delay)":[169],"22%":[172],"compared":[176],"mostly":[179],"used":[180],"multiplier":[182],"(Nikhilam":[183],"Navatascaramam":[184],"Dasatah)":[185],"architecture.":[186]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}