{"id":"https://openalex.org/W4243709749","doi":"https://doi.org/10.1142/s0218126614500868","title":"HARDWARE REDUCTION IN CPLD-BASED MOORE FSM","display_name":"HARDWARE REDUCTION IN CPLD-BASED MOORE FSM","publication_year":2014,"publication_date":"2014-03-31","ids":{"openalex":"https://openalex.org/W4243709749","doi":"https://doi.org/10.1142/s0218126614500868"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126614500868","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126614500868","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5114017949","display_name":"Alexander Barkalov","orcid":null},"institutions":[{"id":"https://openalex.org/I46305939","display_name":"University of Zielona G\u00f3ra","ror":"https://ror.org/04fzm7v55","country_code":"PL","type":"education","lineage":["https://openalex.org/I46305939"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"ALEXANDER BARKALOV","raw_affiliation_strings":["Institute of Computer Engineering and Electronics, University of Zielona G\u00f3ra, 65-246 Zielona G\u00f3ra, ul.Podg\u00f3rna 50, Poland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Engineering and Electronics, University of Zielona G\u00f3ra, 65-246 Zielona G\u00f3ra, ul.Podg\u00f3rna 50, Poland","institution_ids":["https://openalex.org/I46305939"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079123162","display_name":"Larysa Titarenko","orcid":"https://orcid.org/0000-0001-9558-3322"},"institutions":[{"id":"https://openalex.org/I46305939","display_name":"University of Zielona G\u00f3ra","ror":"https://ror.org/04fzm7v55","country_code":"PL","type":"education","lineage":["https://openalex.org/I46305939"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"LARYSA TITARENKO","raw_affiliation_strings":["Institute of Computer Engineering and Electronics, University of Zielona G\u00f3ra, 65-246 Zielona G\u00f3ra, ul.Podg\u00f3rna 50, Poland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Engineering and Electronics, University of Zielona G\u00f3ra, 65-246 Zielona G\u00f3ra, ul.Podg\u00f3rna 50, Poland","institution_ids":["https://openalex.org/I46305939"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085989076","display_name":"S\u0142awomir Chmielewski","orcid":"https://orcid.org/0000-0001-9671-2800"},"institutions":[{"id":"https://openalex.org/I46305939","display_name":"University of Zielona G\u00f3ra","ror":"https://ror.org/04fzm7v55","country_code":"PL","type":"education","lineage":["https://openalex.org/I46305939"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"S\u0141AWOMIR CHMIELEWSKI","raw_affiliation_strings":["Institute of Computer Engineering and Electronics, University of Zielona G\u00f3ra, 65-246 Zielona G\u00f3ra, ul.Podg\u00f3rna 50, Poland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Engineering and Electronics, University of Zielona G\u00f3ra, 65-246 Zielona G\u00f3ra, ul.Podg\u00f3rna 50, Poland","institution_ids":["https://openalex.org/I46305939"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I46305939"],"apc_list":null,"apc_paid":null,"fwci":1.5754,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.84518329,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"23","issue":"06","first_page":"1450086","last_page":"1450086"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/complex-programmable-logic-device","display_name":"Complex programmable logic device","score":0.9306118488311768},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.7956522107124329},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.719515323638916},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6903491020202637},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6564314365386963},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.6329537630081177},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.6146034002304077},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4800868630409241},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4416506588459015},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43016278743743896},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.42728352546691895},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3844665288925171},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3578795790672302},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3116561770439148},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.19716474413871765}],"concepts":[{"id":"https://openalex.org/C128315158","wikidata":"https://www.wikidata.org/wiki/Q1063858","display_name":"Complex programmable logic device","level":2,"score":0.9306118488311768},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.7956522107124329},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.719515323638916},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6903491020202637},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6564314365386963},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.6329537630081177},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.6146034002304077},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4800868630409241},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4416506588459015},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43016278743743896},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.42728352546691895},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3844665288925171},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3578795790672302},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3116561770439148},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.19716474413871765},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126614500868","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126614500868","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W251131796","https://openalex.org/W626514594","https://openalex.org/W1516012079","https://openalex.org/W1963953684","https://openalex.org/W2021809750","https://openalex.org/W2025851490","https://openalex.org/W2057209099","https://openalex.org/W2093241646","https://openalex.org/W2146904951","https://openalex.org/W2165029601","https://openalex.org/W4213095369","https://openalex.org/W6600903635"],"related_works":["https://openalex.org/W1904803855","https://openalex.org/W2360552902","https://openalex.org/W1580934452","https://openalex.org/W2376859467","https://openalex.org/W2990957507","https://openalex.org/W2033161476","https://openalex.org/W2047993371","https://openalex.org/W4243709749","https://openalex.org/W1222195700","https://openalex.org/W2624257274"],"abstract_inverted_index":{"A":[0],"new":[1],"two-stage":[2],"method":[3,84],"of":[4,27,32,35,38,49,57,69,75,79,81,91],"finite":[5],"state":[6],"machines":[7],"(FSMs)":[8],"synthesis":[9],"for":[10,46,53,66,95],"PAL-based":[11],"complex":[12],"programmable":[13],"logic":[14],"devices":[15],"(CPLD)":[16],"is":[17,20,85],"proposed.":[18],"It":[19],"based":[21],"on":[22],"both":[23],"the":[24,33,47,55,67,73,82],"wide":[25],"fan-in":[26],"PAL":[28,50,70],"cells":[29,51,71],"and":[30],"existence":[31],"classes":[34],"pseudoequivalent":[36],"states":[37],"Moore":[39],"FSM.":[40],"The":[41,61],"first":[42],"step":[43,63],"targets":[44,64],"decreasing":[45,65],"number":[48,68],"used":[52],"implementing":[54],"block":[56,74],"input":[58],"memory":[59],"functions.":[60],"second":[62],"in":[72],"microoperations.":[76],"An":[77],"example":[78],"application":[80],"proposed":[83],"given,":[86],"as":[87,89],"well":[88],"results":[90],"experiments":[92],"carried":[93],"out":[94],"standard":[96],"benchmarks.":[97]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}