{"id":"https://openalex.org/W2102841142","doi":"https://doi.org/10.1142/s0218126614500807","title":"IMPLEMENTATION OF MIDDLE PRODUCT ALGORITHM ON LINEAR PROCESSOR ARRAYS","display_name":"IMPLEMENTATION OF MIDDLE PRODUCT ALGORITHM ON LINEAR PROCESSOR ARRAYS","publication_year":2014,"publication_date":"2014-03-10","ids":{"openalex":"https://openalex.org/W2102841142","doi":"https://doi.org/10.1142/s0218126614500807","mag":"2102841142"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126614500807","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126614500807","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103976030","display_name":"E.I. Milovanovi\u0107","orcid":"https://orcid.org/0000-0002-1905-4813"},"institutions":[{"id":"https://openalex.org/I152518017","display_name":"University of Nis","ror":"https://ror.org/00965bg92","country_code":"RS","type":"education","lineage":["https://openalex.org/I152518017"]}],"countries":["RS"],"is_corresponding":false,"raw_author_name":"E. I. MILOVANOVI\u0106","raw_affiliation_strings":["Faculty of Electronic Engineering, Beogradska 14, P.O. Box 73, 18000 Ni\u0161, Serbia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electronic Engineering, Beogradska 14, P.O. Box 73, 18000 Ni\u0161, Serbia","institution_ids":["https://openalex.org/I152518017"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083970126","display_name":"Igor Milovanovi\u0107","orcid":"https://orcid.org/0000-0003-2209-9606"},"institutions":[{"id":"https://openalex.org/I152518017","display_name":"University of Nis","ror":"https://ror.org/00965bg92","country_code":"RS","type":"education","lineage":["https://openalex.org/I152518017"]}],"countries":["RS"],"is_corresponding":false,"raw_author_name":"I. \u017d. MILOVANOVI\u0106","raw_affiliation_strings":["Faculty of Electronic Engineering, Beogradska 14, P.O. Box 73, 18000 Ni\u0161, Serbia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electronic Engineering, Beogradska 14, P.O. Box 73, 18000 Ni\u0161, Serbia","institution_ids":["https://openalex.org/I152518017"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111818610","display_name":"M.K. Stoj\u010dev","orcid":null},"institutions":[{"id":"https://openalex.org/I152518017","display_name":"University of Nis","ror":"https://ror.org/00965bg92","country_code":"RS","type":"education","lineage":["https://openalex.org/I152518017"]}],"countries":["RS"],"is_corresponding":false,"raw_author_name":"M. K. STOJ\u010cEV","raw_affiliation_strings":["Faculty of Electronic Engineering, Beogradska 14, P.O. Box 73, 18000 Ni\u0161, Serbia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electronic Engineering, Beogradska 14, P.O. Box 73, 18000 Ni\u0161, Serbia","institution_ids":["https://openalex.org/I152518017"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I152518017"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.15504353,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"23","issue":"06","first_page":"1450080","last_page":"1450080"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9911999702453613,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.869104266166687},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8393523097038269},{"id":"https://openalex.org/keywords/matrix-multiplication","display_name":"Matrix multiplication","score":0.7289051413536072},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6966927647590637},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6033880710601807},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.4984612464904785},{"id":"https://openalex.org/keywords/graphics-processing-unit","display_name":"Graphics processing unit","score":0.44002604484558105},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2998120188713074}],"concepts":[{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.869104266166687},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8393523097038269},{"id":"https://openalex.org/C17349429","wikidata":"https://www.wikidata.org/wiki/Q1049914","display_name":"Matrix multiplication","level":3,"score":0.7289051413536072},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6966927647590637},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6033880710601807},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.4984612464904785},{"id":"https://openalex.org/C2779851693","wikidata":"https://www.wikidata.org/wiki/Q183484","display_name":"Graphics processing unit","level":2,"score":0.44002604484558105},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2998120188713074},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.0},{"id":"https://openalex.org/C84114770","wikidata":"https://www.wikidata.org/wiki/Q46344","display_name":"Quantum","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126614500807","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126614500807","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.4300000071525574}],"awards":[],"funders":[{"id":"https://openalex.org/F4320334771","display_name":"Science and Engineering Research Board","ror":"https://ror.org/03ffdsr55"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1764493129","https://openalex.org/W1988484665","https://openalex.org/W2011316624","https://openalex.org/W2013703516","https://openalex.org/W2019508321","https://openalex.org/W2039154210","https://openalex.org/W2074456720","https://openalex.org/W2088961015","https://openalex.org/W2100724742","https://openalex.org/W2136707745"],"related_works":["https://openalex.org/W4287593139","https://openalex.org/W3099313426","https://openalex.org/W2353466882","https://openalex.org/W2348330046","https://openalex.org/W1506547947","https://openalex.org/W2021319666","https://openalex.org/W2086146848","https://openalex.org/W4206811032","https://openalex.org/W2141978748","https://openalex.org/W2995605830"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,10,59,69,102,109,117,121,159,175],"design,":[4],"implementation":[5],"and":[6,40,98,104,131,138,168],"performance":[7,114],"evaluation":[8],"of":[9,29,96,116,123,125,163],"linear":[11],"processor":[12,23],"array":[13],"accelerator":[14],"for":[15],"matrix":[16,21],"multiplication.":[17],"We":[18,111,134,152],"call":[19],"it":[20],"multiplication":[22],"(MMP).":[24],"The":[25,62],"MMP":[26,84],"is":[27,64,85],"composed":[28],"n":[30],"processing":[31,60,75],"elements":[32],"(PEs)":[33],"connected":[34],"in":[35,68,120,140,174],"a":[36,149],"chain,":[37],"distributed":[38],"memory,":[39],"dedicated":[41],"address":[42,54],"generator":[43],"unit":[44],"(AGU)":[45],"to":[46,73,81,100,108,158],"generate":[47],"memory":[48],"addresses.":[49,83],"By":[50],"using":[51,145],"this":[52,91],"approach,":[53],"generation":[55],"does":[56],"not":[57],"increase":[58],"time.":[61],"AGU":[63,137],"one":[65],"major":[66],"difference":[67],"proposed":[70,118,173],"architecture":[71,107,119],"compared":[72],"graphics":[74],"units":[76],"(GPUs)":[77],"that":[78],"use":[79],"ALUs":[80],"create":[82],"based":[86],"on":[87],"FPGA":[88],"technology":[89],"since":[90],"circuits":[92],"possess":[93],"extreme":[94],"degree":[95],"parallelism":[97],"ability":[99],"customize":[101],"RAM":[103],"data":[105],"path":[106],"computation.":[110],"have":[112,135],"considered":[113],"metrics":[115],"sense":[122],"number":[124,162],"PEs,":[126,164],"execution":[127,160],"time,":[128,161],"speedup,":[129],"efficiency":[130,169],"gain":[132],"factor.":[133],"implemented":[136],"PE":[139],"Xilinx":[141],"Spartan":[142],"2E":[143],"FPGAs":[144],"ISE":[146],"9.01":[147],"as":[148],"software":[150],"tool.":[151],"compare":[153],"our":[154],"design":[155],"with":[156,170],"respect":[157],"AT":[165],"measure,":[166],"speedup":[167],"other":[171],"solutions":[172],"literature.":[176]},"counts_by_year":[],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}