{"id":"https://openalex.org/W2032923903","doi":"https://doi.org/10.1142/s0218126614500728","title":"A 1/4-RATE LINEAR PHASE DETECTOR FOR HIGH SPEED PLL-BASED CLOCK AND DATA RECOVERY CIRCUIT","display_name":"A 1/4-RATE LINEAR PHASE DETECTOR FOR HIGH SPEED PLL-BASED CLOCK AND DATA RECOVERY CIRCUIT","publication_year":2014,"publication_date":"2014-02-26","ids":{"openalex":"https://openalex.org/W2032923903","doi":"https://doi.org/10.1142/s0218126614500728","mag":"2032923903"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126614500728","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126614500728","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078518933","display_name":"Somayeh Adibifard","orcid":null},"institutions":[{"id":"https://openalex.org/I119025939","display_name":"Shahed University","ror":"https://ror.org/01e8ff003","country_code":"IR","type":"education","lineage":["https://openalex.org/I119025939"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"SOMAYEH ADIBIFARD","raw_affiliation_strings":["Electrical Engineering Department, Shahed University, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, Shahed University, Tehran, Iran","institution_ids":["https://openalex.org/I119025939"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101748096","display_name":"S. Hassan Mousavi","orcid":null},"institutions":[{"id":"https://openalex.org/I159129438","display_name":"Universit\u00e9 du Qu\u00e9bec \u00e0 Montr\u00e9al","ror":"https://ror.org/002rjbv21","country_code":"CA","type":"education","lineage":["https://openalex.org/I159129438","https://openalex.org/I49663120"]},{"id":"https://openalex.org/I9736820","display_name":"\u00c9cole de Technologie Sup\u00e9rieure","ror":"https://ror.org/0020snb74","country_code":"CA","type":"education","lineage":["https://openalex.org/I49663120","https://openalex.org/I9736820"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"SEYYED HASSAN MOUSAVI","raw_affiliation_strings":["\u00c9cole de Technologie Sup\u00e9rieure, Universit\u00e9 du Qu\u00e9bec, Montr\u00e9al, Qu\u00e9bec, H3C 1K3, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"\u00c9cole de Technologie Sup\u00e9rieure, Universit\u00e9 du Qu\u00e9bec, Montr\u00e9al, Qu\u00e9bec, H3C 1K3, Canada","institution_ids":["https://openalex.org/I9736820","https://openalex.org/I159129438"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101958914","display_name":"Soheyl Ziabakhsh","orcid":"https://orcid.org/0000-0002-1284-8901"},"institutions":[{"id":"https://openalex.org/I159129438","display_name":"Universit\u00e9 du Qu\u00e9bec \u00e0 Montr\u00e9al","ror":"https://ror.org/002rjbv21","country_code":"CA","type":"education","lineage":["https://openalex.org/I159129438","https://openalex.org/I49663120"]},{"id":"https://openalex.org/I9736820","display_name":"\u00c9cole de Technologie Sup\u00e9rieure","ror":"https://ror.org/0020snb74","country_code":"CA","type":"education","lineage":["https://openalex.org/I49663120","https://openalex.org/I9736820"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"SOHEYL ZIABAKHSH","raw_affiliation_strings":["\u00c9cole de Technologie Sup\u00e9rieure, Universit\u00e9 du Qu\u00e9bec, Montr\u00e9al, Qu\u00e9bec, H3C 1K3, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"\u00c9cole de Technologie Sup\u00e9rieure, Universit\u00e9 du Qu\u00e9bec, Montr\u00e9al, Qu\u00e9bec, H3C 1K3, Canada","institution_ids":["https://openalex.org/I9736820","https://openalex.org/I159129438"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015579432","display_name":"M.C.E. Yagoub","orcid":"https://orcid.org/0000-0002-8763-7738"},"institutions":[{"id":"https://openalex.org/I153718931","display_name":"University of Ottawa","ror":"https://ror.org/03c4mmv16","country_code":"CA","type":"education","lineage":["https://openalex.org/I153718931"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"MUSTAPHA C. E. YAGOUB","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, University of Ottawa, Ottawa, Canada","School of Electrical Engineering and Computer Science, University of Ottawa, Ottawa, Canada#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, University of Ottawa, Ottawa, Canada","institution_ids":["https://openalex.org/I153718931"]},{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, University of Ottawa, Ottawa, Canada#TAB#","institution_ids":["https://openalex.org/I153718931"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4259,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.68047437,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"23","issue":"05","first_page":"1450072","last_page":"1450072"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9909999966621399,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8314557671546936},{"id":"https://openalex.org/keywords/phase-detector","display_name":"Phase detector","score":0.6875404715538025},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6356618404388428},{"id":"https://openalex.org/keywords/replica","display_name":"Replica","score":0.5611955523490906},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5458325743675232},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.5445355176925659},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5338292121887207},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.5298452377319336},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5220377445220947},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4929366111755371},{"id":"https://openalex.org/keywords/data-recovery","display_name":"Data recovery","score":0.44576868414878845},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.44529372453689575},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3343746066093445},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.28124135732650757},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.24764734506607056},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.2310561239719391},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.21327313780784607},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21315157413482666},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10465416312217712},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09589564800262451}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8314557671546936},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.6875404715538025},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6356618404388428},{"id":"https://openalex.org/C2775937380","wikidata":"https://www.wikidata.org/wiki/Q1232589","display_name":"Replica","level":2,"score":0.5611955523490906},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5458325743675232},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.5445355176925659},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5338292121887207},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.5298452377319336},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5220377445220947},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4929366111755371},{"id":"https://openalex.org/C529754248","wikidata":"https://www.wikidata.org/wiki/Q1054772","display_name":"Data recovery","level":2,"score":0.44576868414878845},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.44529372453689575},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3343746066093445},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.28124135732650757},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.24764734506607056},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.2310561239719391},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.21327313780784607},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21315157413482666},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10465416312217712},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09589564800262451},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126614500728","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126614500728","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1962927232","https://openalex.org/W2022538796","https://openalex.org/W2069169282","https://openalex.org/W2070413034","https://openalex.org/W2087983758","https://openalex.org/W2149618751","https://openalex.org/W2164917521","https://openalex.org/W2177274792","https://openalex.org/W2303012689","https://openalex.org/W2306738904"],"related_works":["https://openalex.org/W2354050524","https://openalex.org/W2908219865","https://openalex.org/W4307250469","https://openalex.org/W2936029881","https://openalex.org/W2096085680","https://openalex.org/W2295601265","https://openalex.org/W2148370333","https://openalex.org/W3177439118","https://openalex.org/W4385624389","https://openalex.org/W1990401855"],"abstract_inverted_index":{"A":[0],"novel":[1],"1/4-rate":[2],"clock":[3,13],"phase":[4,9],"detector":[5],"(PD)":[6],"structure":[7],"for":[8,87],"locked":[10],"loop":[11],"(PLL)-based":[12],"and":[14,31,40,50],"data":[15,25],"recovery":[16],"(CDR)":[17],"is":[18,26,35,56],"proposed.":[19],"In":[20],"this":[21],"topology,":[22],"the":[23,29,38,68],"retimed":[24],"generated":[27],"within":[28],"circuit":[30,34,55],"no":[32,52],"extra":[33,53],"required.":[36],"Furthermore,":[37],"error":[39],"reference":[41],"signals":[42],"are":[43],"independent":[44],"of":[45],"delay":[46],"time":[47],"through":[48],"gates":[49],"thus,":[51],"replica":[54],"needed":[57],"to":[58,91],"compensate":[59],"such":[60],"delay.":[61],"Designed":[62],"in":[63,82],"a":[64,77,83],"0.18-\u03bcm":[65],"CMOS":[66],"technology,":[67],"proposed":[69],"10":[70],"Gb/s":[71],"PD":[72],"consumes":[73],"30":[74],"mA":[75],"from":[76],"1.8":[78],"V":[79],"supply,":[80],"resulting":[81],"lower":[84],"power":[85],"consumption":[86],"high-speed":[88],"applications":[89],"compared":[90],"conventional":[92],"topologies.":[93]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}