{"id":"https://openalex.org/W2117766324","doi":"https://doi.org/10.1142/s0218126614500686","title":"MAC OR NON-MAC: NOT A PROBLEM","display_name":"MAC OR NON-MAC: NOT A PROBLEM","publication_year":2014,"publication_date":"2014-03-10","ids":{"openalex":"https://openalex.org/W2117766324","doi":"https://doi.org/10.1142/s0218126614500686","mag":"2117766324"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126614500686","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126614500686","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044840341","display_name":"Libo Huang","orcid":"https://orcid.org/0000-0001-7878-3998"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"LIBO HUANG","raw_affiliation_strings":["State Key Laboratory of High Performance Computing and School of Computer, National University of Defense Technology, Changsha 410073, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of High Performance Computing and School of Computer, National University of Defense Technology, Changsha 410073, China","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101790620","display_name":"Li Shen","orcid":"https://orcid.org/0000-0001-9043-2998"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"LI SHEN","raw_affiliation_strings":["State Key Laboratory of High Performance Computing and School of Computer, National University of Defense Technology, Changsha 410073, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of High Performance Computing and School of Computer, National University of Defense Technology, Changsha 410073, China","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019373481","display_name":"YASHUAI LV","orcid":null},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"YASHUAI LV","raw_affiliation_strings":["State Key Laboratory of High Performance Computing and School of Computer, National University of Defense Technology, Changsha 410073, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of High Performance Computing and School of Computer, National University of Defense Technology, Changsha 410073, China","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047295889","display_name":"Zhiying Wang","orcid":"https://orcid.org/0000-0003-3339-3085"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"ZHIYING WANG","raw_affiliation_strings":["State Key Laboratory of High Performance Computing and School of Computer, National University of Defense Technology, Changsha 410073, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of High Performance Computing and School of Computer, National University of Defense Technology, Changsha 410073, China","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059606248","display_name":"Kui Dai","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"KUI DAI","raw_affiliation_strings":["Department of Science & Technology of Electronics, Huangzhong University of Science and Technology, Wuhan 430074, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Science & Technology of Electronics, Huangzhong University of Science and Technology, Wuhan 430074, China","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5044840341"],"corresponding_institution_ids":["https://openalex.org/I170215575"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.15671896,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"23","issue":"05","first_page":"1450068","last_page":"1450068"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8278239369392395},{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.6284652948379517},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.5824437141418457},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5732167363166809},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5386211276054382},{"id":"https://openalex.org/keywords/addressing-mode","display_name":"Addressing mode","score":0.5051775574684143},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.490744948387146},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.48545247316360474},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4663008749485016},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.45482614636421204},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.45207029581069946},{"id":"https://openalex.org/keywords/processor-design","display_name":"Processor design","score":0.4489688575267792},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.44569703936576843},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.41094258427619934},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3878130614757538},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35748496651649475},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2913779020309448},{"id":"https://openalex.org/keywords/instructions-per-cycle","display_name":"Instructions per cycle","score":0.17136135697364807},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1690879464149475},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1653667390346527},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.11892533302307129}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8278239369392395},{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.6284652948379517},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.5824437141418457},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5732167363166809},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5386211276054382},{"id":"https://openalex.org/C16901944","wikidata":"https://www.wikidata.org/wiki/Q367183","display_name":"Addressing mode","level":4,"score":0.5051775574684143},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.490744948387146},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.48545247316360474},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4663008749485016},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.45482614636421204},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.45207029581069946},{"id":"https://openalex.org/C526435321","wikidata":"https://www.wikidata.org/wiki/Q1303814","display_name":"Processor design","level":2,"score":0.4489688575267792},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.44569703936576843},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.41094258427619934},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3878130614757538},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35748496651649475},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2913779020309448},{"id":"https://openalex.org/C156972235","wikidata":"https://www.wikidata.org/wiki/Q1443434","display_name":"Instructions per cycle","level":3,"score":0.17136135697364807},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1690879464149475},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1653667390346527},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.11892533302307129},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126614500686","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126614500686","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8500000238418579,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1506585561","https://openalex.org/W2006126467","https://openalex.org/W2027676597","https://openalex.org/W2034841960","https://openalex.org/W2075921636","https://openalex.org/W2082444966","https://openalex.org/W2098129944","https://openalex.org/W2111488604","https://openalex.org/W2117285153","https://openalex.org/W2122471527","https://openalex.org/W2124178168","https://openalex.org/W2131442634","https://openalex.org/W2153798176","https://openalex.org/W2165952312"],"related_works":["https://openalex.org/W2502878968","https://openalex.org/W4253399726","https://openalex.org/W1588619283","https://openalex.org/W2111003880","https://openalex.org/W4241438378","https://openalex.org/W2771146586","https://openalex.org/W1575285085","https://openalex.org/W2164026451","https://openalex.org/W2544640218","https://openalex.org/W2099025818"],"abstract_inverted_index":{"Multicore":[0],"designs":[1,27],"have":[2],"become":[3],"the":[4,72,154,162],"dominant":[5],"organization":[6],"for":[7,41],"future":[8],"high":[9],"performance":[10,43,61],"microprocessors.":[11],"Instead":[12],"of":[13,74,96],"increasing":[14],"cache":[15],"sizes,":[16],"clock":[17],"frequencies,":[18],"pipeline":[19],"depths":[20],"or":[21,118],"register":[22],"file":[23],"(RF)":[24],"ports,":[25],"multicore":[26,48],"tend":[28],"to":[29,51,66,83,86,139,152],"make":[30],"each":[31],"processor":[32,53,122],"core":[33],"simple":[34],"but":[35,80],"highly":[36],"efficient.":[37],"This":[38,124],"new":[39,163],"dimension":[40],"improving":[42],"and":[44,77,103,133,157],"power":[45],"efficiency":[46],"in":[47,88,120],"requires":[49],"us":[50],"rethink":[52],"architecture.":[54],"Multiply-accumulate":[55],"(MAC)":[56],"operation":[57,70],"is":[58,71,111],"such":[59],"a":[60,108,127],"improvement":[62],"technique":[63],"that":[64,112,167],"needs":[65],"be":[67,84],"reviewed.":[68],"MAC":[69,117,176],"fundamentals":[73],"many":[75],"DSP":[76],"multimedia":[78],"applications,":[79],"it":[81],"tends":[82],"awkward":[85],"implement":[87],"an":[89],"orthogonal":[90],"instruction":[91,100,155],"set":[92],"architecture":[93],"(ISA)":[94],"because":[95],"operand":[97],"bandwidth":[98,136,142],"problem,":[99,102],"encoding":[101],"hardware":[104,158],"cost":[105,159],"problem.":[106,160],"So":[107],"big":[109],"question":[110,132],"whether":[113],"we":[114],"should":[115],"support":[116,170,175],"not":[119],"high-efficiency":[121],"designs?":[123],"paper":[125],"does":[126],"comparative":[128],"study":[129],"on":[130],"this":[131],"introduce":[134],"data":[135],"relaxing":[137],"techniques":[138],"eliminate":[140],"narrow":[141],"provided":[143],"by":[144],"two-port":[145],"RFs.":[146],"The":[147],"trade-off":[148],"are":[149],"also":[150],"made":[151],"solve":[153],"coding":[156],"So,":[161],"design":[164],"wisdom":[165],"becomes":[166],"if":[168],"you":[169],"multiply":[171],"(MUL)":[172],"operation,":[173],"then":[174],"operation.":[177]},"counts_by_year":[],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}