{"id":"https://openalex.org/W2042907657","doi":"https://doi.org/10.1142/s0218126614500637","title":"ASYNCHRONOUS INSTRUCTION CACHE MEMORY FOR AVERAGE-CASE PERFORMANCE","display_name":"ASYNCHRONOUS INSTRUCTION CACHE MEMORY FOR AVERAGE-CASE PERFORMANCE","publication_year":2014,"publication_date":"2014-02-06","ids":{"openalex":"https://openalex.org/W2042907657","doi":"https://doi.org/10.1142/s0218126614500637","mag":"2042907657"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126614500637","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126614500637","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060890675","display_name":"Je-Hoon Lee","orcid":"https://orcid.org/0000-0001-9481-2891"},"institutions":[{"id":"https://openalex.org/I165507594","display_name":"Kangwon National University","ror":"https://ror.org/01mh5ph17","country_code":"KR","type":"education","lineage":["https://openalex.org/I165507594"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"JE-HOON LEE","raw_affiliation_strings":["Division of Electronics and Information Communication Engineering, Kangwon Nat'l University, 1, Joongang-ro, Samcheok, Gangwon 245-711, Republic of Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Division of Electronics and Information Communication Engineering, Kangwon Nat'l University, 1, Joongang-ro, Samcheok, Gangwon 245-711, Republic of Korea","institution_ids":["https://openalex.org/I165507594"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047237345","display_name":"Hyun Gug Cho","orcid":"https://orcid.org/0000-0002-8267-3801"},"institutions":[{"id":"https://openalex.org/I165507594","display_name":"Kangwon National University","ror":"https://ror.org/01mh5ph17","country_code":"KR","type":"education","lineage":["https://openalex.org/I165507594"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"HYUN GUG CHO","raw_affiliation_strings":["Department of Optometry, Kangwon Nat'l University, 1, Joongang-ro, Samcheok, Gangwon, 245-711, Republic of Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Optometry, Kangwon Nat'l University, 1, Joongang-ro, Samcheok, Gangwon, 245-711, Republic of Korea","institution_ids":["https://openalex.org/I165507594"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I165507594"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.11072025,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"23","issue":"05","first_page":"1450063","last_page":"1450063"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.822075605392456},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7867909669876099},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6894781589508057},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.6795169115066528},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.6657378673553467},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.5021727085113525},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.49303242564201355},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.49132075905799866},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4797686040401459},{"id":"https://openalex.org/keywords/cache-oblivious-algorithm","display_name":"Cache-oblivious algorithm","score":0.45465871691703796},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.4108280837535858},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.4104197919368744},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.1981620490550995}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.822075605392456},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7867909669876099},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6894781589508057},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.6795169115066528},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.6657378673553467},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.5021727085113525},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.49303242564201355},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.49132075905799866},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4797686040401459},{"id":"https://openalex.org/C59687516","wikidata":"https://www.wikidata.org/wiki/Q5015938","display_name":"Cache-oblivious algorithm","level":5,"score":0.45465871691703796},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.4108280837535858},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.4104197919368744},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.1981620490550995}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126614500637","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126614500637","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321248","display_name":"Kangwon National University","ror":"https://ror.org/01mh5ph17"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1523871158","https://openalex.org/W1556159147","https://openalex.org/W1686420892","https://openalex.org/W2009625126","https://openalex.org/W2034584893","https://openalex.org/W2047572613","https://openalex.org/W2050512815","https://openalex.org/W2056377406","https://openalex.org/W2091024885","https://openalex.org/W2101308451","https://openalex.org/W2104105510","https://openalex.org/W2108432348","https://openalex.org/W2116244405","https://openalex.org/W2121914493","https://openalex.org/W2146368199","https://openalex.org/W2165626202","https://openalex.org/W3215652168"],"related_works":["https://openalex.org/W2098406302","https://openalex.org/W2535115842","https://openalex.org/W1584415117","https://openalex.org/W2121191383","https://openalex.org/W1998391448","https://openalex.org/W2546991807","https://openalex.org/W2020176098","https://openalex.org/W2734782074","https://openalex.org/W2538519144","https://openalex.org/W2116323004"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"asynchronous":[4],"instruction":[5,19],"cache":[6,20,43,85,123,148,155,186,210,223],"memory":[7,38,44,49,54,59,67,86,95,118,156],"for":[8,83,102,113],"average-case":[9],"performance,":[10],"rather":[11],"than":[12],"worst-case":[13],"performance.":[14],"Even":[15],"though":[16],"the":[17,70,74,84,94,98,106,128,135,142,171,184,196,208,220,227,234],"proposed":[18],"design":[21],"is":[22],"based":[23],"on":[24],"a":[25,36,57,78,122,147,152],"fixed":[26],"delay":[27,100,112],"model,":[28],"it":[29],"can":[30,182,206],"achieve":[31],"high":[32],"throughput":[33,143],"by":[34,213],"employing":[35],"new":[37,79],"segmentation":[39,55,81],"technique":[40,82],"that":[41,65,203,224,232],"divides":[42,56],"cell":[45],"arrays":[46],"into":[47,61],"multiple":[48,62,90],"segments.":[50],"The":[51],"conventional":[52],"bit-line":[53,80,111,130,221],"whole":[58],"system":[60],"segments":[63,68,91,96,138,160,231],"so":[64],"all":[66,93],"have":[69,97,233],"same":[71,99,228,235],"size.":[72,236],"On":[73],"contrary,":[75],"we":[76,133],"propose":[77],"which":[87],"consists":[88,225],"of":[89,110,137,146,158,226,230],"but":[92],"bound":[101],"themselves.":[103],"We":[104,150],"use":[105],"resister-capacitor":[107],"(R-C)":[108],"modeling":[109],"content":[114],"addressable":[115],"memory\u2013random":[116],"access":[117,187,211],"(CAM\u2013RAM)":[119],"structure":[120],"in":[121,124],"order":[125],"to":[126,139,163,189,195,219],"estimate":[127],"total":[129],"delay.":[131],"Then,":[132],"decide":[134],"number":[136,229],"trade-off":[140],"between":[141],"and":[144,180,191,215],"complexity":[145],"system.":[149,199],"synthesized":[151],"128":[153],"KB":[154],"consisting":[157],"various":[159],"from":[161],"1":[162],"16":[164,181],"using":[165],"Hynix":[166],"0.35-\u03bcm":[167],"CMOS":[168],"process.":[169],"From":[170],"simulation":[172],"results,":[173],"our":[174,204],"implementation":[175,205],"with":[176],"dividing":[177],"factor":[178],"4":[179],"reduce":[183,207],"average":[185,209],"time":[188,212],"28%":[190],"35%":[192],"when":[193,217],"compared":[194,218],"non-segmented":[197],"counterpart":[198],"It":[200],"also":[201],"shows":[202],"11%":[214],"17%":[216],"segmented":[222]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}