{"id":"https://openalex.org/W2089937037","doi":"https://doi.org/10.1142/s0218126614500169","title":"A PLACEMENT FLOW FOR VERY LARGE-SCALE MIXED-SIZE CIRCUIT PLACEMENT","display_name":"A PLACEMENT FLOW FOR VERY LARGE-SCALE MIXED-SIZE CIRCUIT PLACEMENT","publication_year":2013,"publication_date":"2013-12-19","ids":{"openalex":"https://openalex.org/W2089937037","doi":"https://doi.org/10.1142/s0218126614500169","mag":"2089937037"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126614500169","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126614500169","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113333659","display_name":"Jianli Chen","orcid":"https://orcid.org/0000-0002-5843-0674"},"institutions":[{"id":"https://openalex.org/I80947539","display_name":"Fuzhou University","ror":"https://ror.org/011xvna82","country_code":"CN","type":"education","lineage":["https://openalex.org/I80947539"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"JIANLI CHEN","raw_affiliation_strings":["Center for Discrete Mathematics and Theoretical Computer Science, Fuzhou University, Fuzhou 350108, China","Center for Discrete Mathematics and Theoretical Computer Science, Fuzhou University, Fuzhou 350108, China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Discrete Mathematics and Theoretical Computer Science, Fuzhou University, Fuzhou 350108, China","institution_ids":["https://openalex.org/I80947539"]},{"raw_affiliation_string":"Center for Discrete Mathematics and Theoretical Computer Science, Fuzhou University, Fuzhou 350108, China#TAB#","institution_ids":["https://openalex.org/I80947539"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100413098","display_name":"Wenxing Zhu","orcid":"https://orcid.org/0000-0002-8698-0024"},"institutions":[{"id":"https://openalex.org/I80947539","display_name":"Fuzhou University","ror":"https://ror.org/011xvna82","country_code":"CN","type":"education","lineage":["https://openalex.org/I80947539"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"WENXING ZHU","raw_affiliation_strings":["Center for Discrete Mathematics and Theoretical Computer Science, Fuzhou University, Fuzhou 350108, China","Center for Discrete Mathematics and Theoretical Computer Science, Fuzhou University, Fuzhou 350108, China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Discrete Mathematics and Theoretical Computer Science, Fuzhou University, Fuzhou 350108, China","institution_ids":["https://openalex.org/I80947539"]},{"raw_affiliation_string":"Center for Discrete Mathematics and Theoretical Computer Science, Fuzhou University, Fuzhou 350108, China#TAB#","institution_ids":["https://openalex.org/I80947539"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I80947539"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.14341743,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"23","issue":"02","first_page":"1450016","last_page":"1450016"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.8763203620910645},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7249111533164978},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7005785703659058},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.6948145031929016},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.684482753276825},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.5792711973190308},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4967508912086487},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.4702269732952118},{"id":"https://openalex.org/keywords/flow","display_name":"Flow (mathematics)","score":0.4639567732810974},{"id":"https://openalex.org/keywords/scale","display_name":"Scale (ratio)","score":0.45215627551078796},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4508311152458191},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4458777606487274},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.42988908290863037},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.42850828170776367},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4166587293148041},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3834974467754364},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.3555218577384949},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3214055299758911},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.2161630392074585},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1653139293193817},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.16244825720787048},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13770142197608948},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.11379703879356384},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09185466170310974}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.8763203620910645},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7249111533164978},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7005785703659058},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.6948145031929016},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.684482753276825},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.5792711973190308},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4967508912086487},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.4702269732952118},{"id":"https://openalex.org/C38349280","wikidata":"https://www.wikidata.org/wiki/Q1434290","display_name":"Flow (mathematics)","level":2,"score":0.4639567732810974},{"id":"https://openalex.org/C2778755073","wikidata":"https://www.wikidata.org/wiki/Q10858537","display_name":"Scale (ratio)","level":2,"score":0.45215627551078796},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4508311152458191},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4458777606487274},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.42988908290863037},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.42850828170776367},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4166587293148041},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3834974467754364},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.3555218577384949},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3214055299758911},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.2161630392074585},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1653139293193817},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.16244825720787048},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13770142197608948},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.11379703879356384},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09185466170310974},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126614500169","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126614500169","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8399999737739563,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1605203071","https://openalex.org/W1971121833","https://openalex.org/W1976505060","https://openalex.org/W1982992099","https://openalex.org/W1989931041","https://openalex.org/W1996746141","https://openalex.org/W2003145440","https://openalex.org/W2022271562","https://openalex.org/W2030901421","https://openalex.org/W2041583308","https://openalex.org/W2058324481","https://openalex.org/W2058407220","https://openalex.org/W2102502584","https://openalex.org/W2103833707","https://openalex.org/W2118835565","https://openalex.org/W2120129706","https://openalex.org/W2120266641","https://openalex.org/W2120970098","https://openalex.org/W2132915653","https://openalex.org/W2151997136","https://openalex.org/W2160181657","https://openalex.org/W2162877164","https://openalex.org/W2163961680","https://openalex.org/W2167190617","https://openalex.org/W2168126808","https://openalex.org/W2244550955","https://openalex.org/W3021506780","https://openalex.org/W3023857956","https://openalex.org/W3210778330"],"related_works":["https://openalex.org/W2091329789","https://openalex.org/W2150722449","https://openalex.org/W4238891425","https://openalex.org/W4211105560","https://openalex.org/W2503825388","https://openalex.org/W2001838379","https://openalex.org/W1974073956","https://openalex.org/W2173109281","https://openalex.org/W1525696892","https://openalex.org/W2105062779"],"abstract_inverted_index":{"The":[0,60,145],"very":[1],"large-scale":[2,56],"integrated":[3],"circuit":[4,17,77,89],"(VLSI)":[5],"placement":[6,51,58,65,75,136,160],"problem":[7],"is":[8,24,67,102,138,148],"to":[9,53,72,121,140],"determine":[10,122],"the":[11,55,74,86,108,111,142,151,156,169,173,179],"exact":[12,124],"location":[13,131],"of":[14,41,63,76,81,107,178],"each":[15,128],"movable":[16],"element":[18],"within":[19],"a":[20,25,42,49,69,99,117,133],"given":[21],"region.":[22],"It":[23,79],"crucial":[26],"process":[27],"in":[28],"physical":[29],"design,":[30],"since":[31],"it":[32],"affects":[33],"performance,":[34],"power":[35],"consumption,":[36],"routability,":[37],"and":[38,155],"heat":[39],"distribution":[40],"design.":[43],"In":[44],"this":[45],"paper,":[46],"we":[47],"propose":[48],"VLSI":[50],"flow":[52,66],"handle":[54],"mixed-size":[57,153,158],"problem.":[59],"main":[61],"idea":[62],"our":[64,166],"using":[68],"floorplanning":[70,100],"algorithm":[71,101,137],"guide":[73],"elements.":[78],"consists":[80],"four":[82],"steps:":[83],"(1)":[84],"With":[85],"multilevel":[87],"framework,":[88],"elements":[90],"are":[91,114],"clustered":[92],"into":[93],"blocks":[94],"by":[95,116],"recursively":[96],"partitioning;":[97],"(2)":[98],"performed":[103],"on":[104,150,172],"every":[105],"level":[106],"blocks;":[109],"(3)":[110],"macro":[112,118,129],"cells":[113],"shifted":[115],"shifting":[119],"technique":[120],"their":[123],"locations;":[125],"(4)":[126],"with":[127],"cell":[130,135],"fixed,":[132],"standard":[134],"applied":[139],"place":[141],"remaining":[143],"objects.":[144],"proposed":[146],"approach":[147,167],"tested":[149],"IBM":[152],"benchmarks":[154],"modern":[157],"(MMS)":[159],"benchmarks.":[161,180],"Experimental":[162],"results":[163],"show":[164],"that":[165],"outperforms":[168],"state-of-the-art":[170],"placers":[171],"solution":[174],"quality":[175],"for":[176],"most":[177]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}