{"id":"https://openalex.org/W2028537064","doi":"https://doi.org/10.1142/s0218126613500333","title":"IMPROVED TIME-MULTIPLEXED FPGA ARCHITECTURE AND ALGORITHM FOR MINIMIZING COMMUNICATION COST DESIGNS","display_name":"IMPROVED TIME-MULTIPLEXED FPGA ARCHITECTURE AND ALGORITHM FOR MINIMIZING COMMUNICATION COST DESIGNS","publication_year":2013,"publication_date":"2013-04-24","ids":{"openalex":"https://openalex.org/W2028537064","doi":"https://doi.org/10.1142/s0218126613500333","mag":"2028537064"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126613500333","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126613500333","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055151952","display_name":"Chi\u2010Chou Kao","orcid":"https://orcid.org/0000-0003-3174-9367"},"institutions":[{"id":"https://openalex.org/I134793997","display_name":"National University of Tainan","ror":"https://ror.org/020pqc882","country_code":"TW","type":"education","lineage":["https://openalex.org/I134793997"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"CHI-CHOU KAO","raw_affiliation_strings":["Department of Computer Science and Information Engineering, National University of Tainan, Tainan, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National University of Tainan, Tainan, Taiwan","institution_ids":["https://openalex.org/I134793997"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112046582","display_name":"Yen\u2010Tai Lai","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"YEN-TAI LAI","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","Department of Electrical Engineering, National Cheng Kung University, Tainan (Taiwan)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan (Taiwan)","institution_ids":["https://openalex.org/I91807558"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09834654,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"22","issue":"05","first_page":"1350033","last_page":"1350033"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7496846914291382},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7239794731140137},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.6964761018753052},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6949970722198486},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5581284761428833},{"id":"https://openalex.org/keywords/greedy-algorithm","display_name":"Greedy algorithm","score":0.531399130821228},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5198650360107422},{"id":"https://openalex.org/keywords/time-sharing","display_name":"Time-sharing","score":0.44316500425338745},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4416504502296448},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4105261564254761},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4078708589076996},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3995954096317291},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39532363414764404},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3819034695625305},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33843106031417847},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12483584880828857},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06465229392051697}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7496846914291382},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7239794731140137},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.6964761018753052},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6949970722198486},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5581284761428833},{"id":"https://openalex.org/C51823790","wikidata":"https://www.wikidata.org/wiki/Q504353","display_name":"Greedy algorithm","level":2,"score":0.531399130821228},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5198650360107422},{"id":"https://openalex.org/C38725249","wikidata":"https://www.wikidata.org/wiki/Q913876","display_name":"Time-sharing","level":2,"score":0.44316500425338745},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4416504502296448},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4105261564254761},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4078708589076996},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3995954096317291},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39532363414764404},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3819034695625305},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33843106031417847},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12483584880828857},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06465229392051697},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126613500333","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126613500333","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321040","display_name":"National Science Council","ror":"https://ror.org/02kv4zf79"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1987813276","https://openalex.org/W1994028288","https://openalex.org/W2021146421","https://openalex.org/W2057820700","https://openalex.org/W2060144159","https://openalex.org/W2095717273","https://openalex.org/W2106544745","https://openalex.org/W2160651385","https://openalex.org/W2165996580"],"related_works":["https://openalex.org/W1955050163","https://openalex.org/W1983209177","https://openalex.org/W1627049580","https://openalex.org/W2163403354","https://openalex.org/W2356639146","https://openalex.org/W2121539644","https://openalex.org/W1484077763","https://openalex.org/W2911878640","https://openalex.org/W2882546831","https://openalex.org/W2138454200"],"abstract_inverted_index":{"The":[0],"Time-Multiplexed":[1],"FPGA":[2],"(TMFPGA)":[3],"architecture":[4,37],"can":[5,52],"improve":[6],"dramatically":[7],"logic":[8,12],"utilization":[9],"by":[10],"time-sharing":[11],"but":[13],"it":[14],"needs":[15],"a":[16,69],"large":[17],"amount":[18],"of":[19,47,63,77,85],"registers":[20,49],"among":[21,50],"sub-circuits":[22,51],"for":[23,55],"partitioning":[24],"the":[25,40,45,48,61,64,74,78,83,86],"given":[26],"sequential":[27,56],"circuits.":[28],"In":[29],"this":[30],"paper,":[31],"we":[32,66],"propose":[33],"an":[34],"improved":[35],"TMFPGA":[36],"to":[38,72],"simplify":[39],"precedence":[41],"constraints":[42],"so":[43],"that":[44],"number":[46,76],"be":[53],"reduced":[54],"circuits":[57],"partitioning.":[58],"To":[59],"demonstrate":[60,82],"practicability":[62],"architecture,":[65],"also":[67],"present":[68],"greedy":[70],"algorithm":[71],"minimize":[73],"maximum":[75],"registers.":[79],"Experimental":[80],"results":[81],"effectives":[84],"algorithm.":[87]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}