{"id":"https://openalex.org/W2059981361","doi":"https://doi.org/10.1142/s021812661350028x","title":"SELF-TIMED SECTION-CARRY BASED CARRY LOOKAHEAD ADDERS AND THE CONCEPT OF ALIAS LOGIC","display_name":"SELF-TIMED SECTION-CARRY BASED CARRY LOOKAHEAD ADDERS AND THE CONCEPT OF ALIAS LOGIC","publication_year":2013,"publication_date":"2013-04-01","ids":{"openalex":"https://openalex.org/W2059981361","doi":"https://doi.org/10.1142/s021812661350028x","mag":"2059981361"},"language":"en","primary_location":{"id":"doi:10.1142/s021812661350028x","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s021812661350028x","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108903637","display_name":"P. BALASUBRAMANIAN","orcid":null},"institutions":[{"id":"https://openalex.org/I1330855593","display_name":"Vel Tech Rangarajan Dr. Sagunthala R&D Institute of Science and Technology","ror":"https://ror.org/05bc5bx80","country_code":"IN","type":"education","lineage":["https://openalex.org/I1330855593"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"P. BALASUBRAMANIAN","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Vel Tech Technical University, Avadi, Chennai 600 062, Tamil Nadu, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Vel Tech Technical University, Avadi, Chennai 600 062, Tamil Nadu, India","institution_ids":["https://openalex.org/I1330855593"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068579178","display_name":"David A. Edwards","orcid":"https://orcid.org/0000-0003-0123-4805"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"D. A. EDWARDS","raw_affiliation_strings":["School of Computer Science, The University of Manchester, Oxford Road, Manchester M13 9PL, United Kingdom","Advanced Processor Technologies Group"],"affiliations":[{"raw_affiliation_string":"School of Computer Science, The University of Manchester, Oxford Road, Manchester M13 9PL, United Kingdom","institution_ids":["https://openalex.org/I28407311"]},{"raw_affiliation_string":"Advanced Processor Technologies Group","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038432274","display_name":"William Toms","orcid":"https://orcid.org/0000-0002-8126-4993"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"W. B. TOMS","raw_affiliation_strings":["School of Computer Science, The University of Manchester, Oxford Road, Manchester M13 9PL, United Kingdom","Advanced Processor Technology"],"affiliations":[{"raw_affiliation_string":"School of Computer Science, The University of Manchester, Oxford Road, Manchester M13 9PL, United Kingdom","institution_ids":["https://openalex.org/I28407311"]},{"raw_affiliation_string":"Advanced Processor Technology","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5108903637"],"corresponding_institution_ids":["https://openalex.org/I1330855593"],"apc_list":null,"apc_paid":null,"fwci":0.9458,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.78654761,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"22","issue":"04","first_page":"1350028","last_page":"1350028"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.9069247245788574},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6658965945243835},{"id":"https://openalex.org/keywords/carry","display_name":"Carry (investment)","score":0.6625770926475525},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.6047874093055725},{"id":"https://openalex.org/keywords/carry-save-adder","display_name":"Carry-save adder","score":0.5672985315322876},{"id":"https://openalex.org/keywords/serial-binary-adder","display_name":"Serial binary adder","score":0.48940935730934143},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4857933521270752},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.4613359868526459},{"id":"https://openalex.org/keywords/alias","display_name":"Alias","score":0.44818994402885437},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38716569542884827},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.37102290987968445},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.30646440386772156},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12328433990478516}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.9069247245788574},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6658965945243835},{"id":"https://openalex.org/C2776299755","wikidata":"https://www.wikidata.org/wiki/Q432449","display_name":"Carry (investment)","level":2,"score":0.6625770926475525},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.6047874093055725},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.5672985315322876},{"id":"https://openalex.org/C116206932","wikidata":"https://www.wikidata.org/wiki/Q7454686","display_name":"Serial binary adder","level":4,"score":0.48940935730934143},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4857933521270752},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.4613359868526459},{"id":"https://openalex.org/C46681722","wikidata":"https://www.wikidata.org/wiki/Q4725589","display_name":"Alias","level":2,"score":0.44818994402885437},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38716569542884827},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.37102290987968445},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.30646440386772156},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12328433990478516},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1142/s021812661350028x","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s021812661350028x","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},{"id":"pmh:oai:pure.atira.dk:openaire_cris_publications/15810864-5f7d-4cd2-bbbf-7a315b4ce1e3","is_oa":false,"landing_page_url":"https://research.manchester.ac.uk/en/publications/15810864-5f7d-4cd2-bbbf-7a315b4ce1e3","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Balasubramanian, P, Edwards, D A & Toms, W B 2013, 'Self-timed section-carry based carry lookahead adders and the concept of alias logic', Journal of Circuits, Systems and Computers, vol. 22, no. 4, 1350028. https://doi.org/10.1142/S021812661350028X","raw_type":"article"},{"id":"pmh:oai:pure.atira.dk:publications/15810864-5f7d-4cd2-bbbf-7a315b4ce1e3","is_oa":false,"landing_page_url":"http://www.scopus.com/inward/record.url?scp=84877290871&partnerID=8YFLogxK","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Balasubramanian, P, Edwards, D A & Toms, W B 2013, 'Self-timed section-carry based carry lookahead adders and the concept of alias logic', Journal of Circuits, Systems and Computers, vol. 22, no. 4, 1350028. https://doi.org/10.1142/S021812661350028X","raw_type":"article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","score":0.6600000262260437,"display_name":"Peace, Justice and strong institutions"}],"awards":[{"id":"https://openalex.org/G5898281676","display_name":null,"funder_award_id":"EP/G02930X/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320320240","display_name":"Research Councils UK","ror":"https://ror.org/00dq2kk65"},{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1484446818","https://openalex.org/W1509814569","https://openalex.org/W1527534371","https://openalex.org/W1535891768","https://openalex.org/W1666015432","https://openalex.org/W1987360731","https://openalex.org/W1992723344","https://openalex.org/W1999082644","https://openalex.org/W2029005287","https://openalex.org/W2052771421","https://openalex.org/W2097389088","https://openalex.org/W2102279524","https://openalex.org/W2102346142","https://openalex.org/W2107369380","https://openalex.org/W2125625632","https://openalex.org/W2127220676","https://openalex.org/W2150872535","https://openalex.org/W2152229138","https://openalex.org/W2154582989","https://openalex.org/W2487142227"],"related_works":["https://openalex.org/W2364181090","https://openalex.org/W4299002946","https://openalex.org/W2950518102","https://openalex.org/W2516396101","https://openalex.org/W2953746839","https://openalex.org/W2112595260","https://openalex.org/W2064215635","https://openalex.org/W1993041309","https://openalex.org/W2370097872","https://openalex.org/W4295540194"],"abstract_inverted_index":{"This":[0],"paper":[1],"makes":[2],"two":[3],"important":[4],"contributions":[5],"to":[6,63,121,147],"the":[7,25,57,69,76,86,133,137,148,163],"domain":[8],"of":[9,17,27,33,97,111,136,150,162,165],"self-timed":[10,18,58,126],"computer":[11],"arithmetic.":[12],"Firstly,":[13],"a":[14,94,141],"gate-level":[15],"synthesis":[16],"carry":[19,70],"lookahead":[20],"(CLA)":[21],"adders":[22],"based":[23],"on":[24,152],"notion":[26],"section-carry":[28],"is":[29,61,100,106,119,144],"discussed.":[30],"Three":[31],"types":[32],"CLA":[34,59,127,142],"adder":[35,60],"architectures":[36],"have":[37],"been":[38],"conceived":[39],"and":[40,43,81,90,159,168],"both":[41],"homogeneous":[42],"heterogeneous":[44],"delay-insensitive":[45],"(DI)":[46],"data":[47],"encoding":[48],"schemes":[49],"are":[50],"considered.":[51],"In":[52],"general,":[53],"for":[54,108],"higher-order":[55],"additions,":[56],"found":[62],"result":[64],"in":[65,102,125,140],"reduced":[66],"latency":[67,123],"than":[68,85],"ripple":[71],"version":[72],"by":[73,88,156],"38.6%.":[74],"However,":[75],"latter":[77],"occupies":[78],"less":[79,83],"area":[80,158],"dissipates":[82],"power":[84,160],"former":[87],"37.8%":[89],"17.4%,":[91],"respectively.":[92,170],"Secondly,":[93],"new":[95],"concept":[96,118],"alias":[98,131],"logic":[99],"introduced":[101],"this":[103,117],"work":[104],"which":[105],"useful":[107],"delay":[109,135],"optimization":[110],"iterative":[112],"circuit":[113],"specifications":[114],"\u2014":[115],"here;":[116],"applied":[120],"effect":[122],"reduction":[124],"adders.":[128],"By":[129],"incorporating":[130],"logic,":[132],"propagation":[134],"intermediate":[138],"carries":[139],"structure":[143],"further":[145],"minimized":[146],"tune":[149],"27.2%":[151],"average,":[153],"whilst":[154],"accompanied":[155],"marginal":[157],"penalties":[161],"order":[164],"just":[166],"2%":[167],"1.5%,":[169]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}