{"id":"https://openalex.org/W2169169782","doi":"https://doi.org/10.1142/s0218126613500163","title":"HETEROGENEOUS 3D NETWORK-ON-CHIP ARCHITECTURES: AREA AND POWER AWARE DESIGN TECHNIQUES","display_name":"HETEROGENEOUS 3D NETWORK-ON-CHIP ARCHITECTURES: AREA AND POWER AWARE DESIGN TECHNIQUES","publication_year":2013,"publication_date":"2013-03-19","ids":{"openalex":"https://openalex.org/W2169169782","doi":"https://doi.org/10.1142/s0218126613500163","mag":"2169169782"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126613500163","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126613500163","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035218478","display_name":"Michael Opoku Agyeman","orcid":"https://orcid.org/0000-0002-3734-4451"},"institutions":[{"id":"https://openalex.org/I195939026","display_name":"Glasgow Caledonian University","ror":"https://ror.org/03dvm1235","country_code":"GB","type":"education","lineage":["https://openalex.org/I195939026"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"MICHAEL O. AGYEMAN","raw_affiliation_strings":["Glasgow Caledonian University, Glasgow, UK"],"affiliations":[{"raw_affiliation_string":"Glasgow Caledonian University, Glasgow, UK","institution_ids":["https://openalex.org/I195939026"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032953548","display_name":"Ali Ahmadinia","orcid":"https://orcid.org/0000-0003-4612-1142"},"institutions":[{"id":"https://openalex.org/I195939026","display_name":"Glasgow Caledonian University","ror":"https://ror.org/03dvm1235","country_code":"GB","type":"education","lineage":["https://openalex.org/I195939026"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"ALI AHMADINIA","raw_affiliation_strings":["Glasgow Caledonian University, Glasgow, UK"],"affiliations":[{"raw_affiliation_string":"Glasgow Caledonian University, Glasgow, UK","institution_ids":["https://openalex.org/I195939026"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011632163","display_name":"Alireza Shahrabi","orcid":"https://orcid.org/0000-0002-6583-0617"},"institutions":[{"id":"https://openalex.org/I195939026","display_name":"Glasgow Caledonian University","ror":"https://ror.org/03dvm1235","country_code":"GB","type":"education","lineage":["https://openalex.org/I195939026"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"ALIREZA SHAHRABI","raw_affiliation_strings":["Glasgow Caledonian University, Glasgow, UK"],"affiliations":[{"raw_affiliation_string":"Glasgow Caledonian University, Glasgow, UK","institution_ids":["https://openalex.org/I195939026"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5035218478"],"corresponding_institution_ids":["https://openalex.org/I195939026"],"apc_list":null,"apc_paid":null,"fwci":3.987,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.94486123,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"22","issue":"04","first_page":"1350016","last_page":"1350016"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10179","display_name":"Supercapacitor Materials and Fabrication","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/2504","display_name":"Electronic, Optical and Magnetic Materials"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10083","display_name":"Graphene research and applications","score":0.9918000102043152,"subfield":{"id":"https://openalex.org/subfields/2505","display_name":"Materials Chemistry"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.8473578691482544},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.7124056816101074},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.6862626671791077},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6375862956047058},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5470510125160217},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.5375774502754211},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.49895405769348145},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4680086672306061},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4620454013347626},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2753279507160187},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09266576170921326}],"concepts":[{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.8473578691482544},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.7124056816101074},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.6862626671791077},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6375862956047058},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5470510125160217},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.5375774502754211},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.49895405769348145},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4680086672306061},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4620454013347626},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2753279507160187},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09266576170921326}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1142/s0218126613500163","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126613500163","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},{"id":"pmh:oai:researchonline.gcu.ac.uk:openaire_cris_publications/2ee7d1b3-5925-48ae-98ec-934255944b5f","is_oa":false,"landing_page_url":"https://researchonline.gcu.ac.uk/en/publications/2ee7d1b3-5925-48ae-98ec-934255944b5f","pdf_url":null,"source":{"id":"https://openalex.org/S4306402566","display_name":"ResearchOnline (Glasgow Caledonian University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I195939026","host_organization_name":"Glasgow Caledonian University","host_organization_lineage":["https://openalex.org/I195939026"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"Opoku Agyeman, M, Ahmadinia, A & Shahrabi-Farahani, A 2013, 'Heterogeneous 3D network-on-chip architectures: area and power aware design techniques', Journal of Circuits, Systems and Computers, vol. 22, no. 4. https://doi.org/10.1142/S0218126613500163","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W15135546","https://openalex.org/W1559789667","https://openalex.org/W1979005502","https://openalex.org/W1993113865","https://openalex.org/W1995955478","https://openalex.org/W1998972810","https://openalex.org/W2011403724","https://openalex.org/W2014189044","https://openalex.org/W2022673945","https://openalex.org/W2032281090","https://openalex.org/W2046574526","https://openalex.org/W2059408105","https://openalex.org/W2074075982","https://openalex.org/W2098156582","https://openalex.org/W2103714239","https://openalex.org/W2106537813","https://openalex.org/W2111361097","https://openalex.org/W2128998437","https://openalex.org/W2132321891","https://openalex.org/W2137893918","https://openalex.org/W2149935279","https://openalex.org/W2153215457","https://openalex.org/W2159218826","https://openalex.org/W2160642395","https://openalex.org/W2161642954","https://openalex.org/W2162968317","https://openalex.org/W2163251871","https://openalex.org/W2170288260","https://openalex.org/W4238087298"],"related_works":["https://openalex.org/W2052816277","https://openalex.org/W2167988973","https://openalex.org/W2603824091","https://openalex.org/W2439487276","https://openalex.org/W2560886726","https://openalex.org/W1973645408","https://openalex.org/W4236118171","https://openalex.org/W2510977931","https://openalex.org/W2541438272","https://openalex.org/W3006485811"],"abstract_inverted_index":{"Three-dimensional":[0],"Network-on-Chip":[1],"(3D":[2],"NoC)":[3],"architectures":[4,58,92,116],"have":[5],"gained":[6],"a":[7,52,100],"lot":[8],"of":[9,17,27,84,110,131],"popularity":[10],"to":[11,34,51,118,133],"solve":[12],"the":[13,24,79,111,124],"on-chip":[14],"communication":[15],"delays":[16],"next":[18],"generation":[19],"System-on-Chip":[20],"(SoC)":[21],"systems.":[22],"However,":[23],"vertical":[25],"interconnects":[26],"3D":[28,37,72,88,94,114,121],"NoC":[29,74,95,115],"are":[30],"expensive":[31],"and":[32,43,69,81,87,128,135],"complex":[33],"manufacture.":[35],"Also,":[36],"router":[38,91],"architecture":[39],"consumes":[40],"more":[41,45,56],"power":[42,71,80,127],"occupies":[44],"area":[46,67,129],"per":[47],"chip":[48],"floorplan":[49],"compared":[50,117],"2D":[53,85],"router.":[54],"Hence,":[55],"efficient":[57,68],"should":[59],"be":[60],"designed.":[61],"In":[62],"this":[63],"paper,":[64],"we":[65],"propose":[66],"low":[70],"heterogeneous":[73,113],"architectures,":[75],"which":[76],"combines":[77],"both":[78],"performance":[82],"benefits":[83],"routers":[86],"NoC-bus":[89],"hybrid":[90],"in":[93,106],"architectures.":[96],"Experimental":[97],"results":[98],"show":[99],"negligible":[101],"penalty":[102],"(less":[103],"than":[104],"5%)":[105],"average":[107],"packet":[108],"latency":[109],"proposed":[112],"typical":[119],"homogeneous":[120],"NoCs,":[122],"while":[123],"heterogeneity":[125],"provides":[126],"efficiency":[130],"up":[132],"61%":[134],"19.7%,":[136],"respectively.":[137]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":5},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}