{"id":"https://openalex.org/W1999404048","doi":"https://doi.org/10.1142/s0218126613500059","title":"ONLINE SCHEDULING AND PLACEMENT OF HARDWARE MODULES ON PARTIALLY DYNAMIC ARCHITECTURES","display_name":"ONLINE SCHEDULING AND PLACEMENT OF HARDWARE MODULES ON PARTIALLY DYNAMIC ARCHITECTURES","publication_year":2013,"publication_date":"2013-03-01","ids":{"openalex":"https://openalex.org/W1999404048","doi":"https://doi.org/10.1142/s0218126613500059","mag":"1999404048"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126613500059","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126613500059","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103171883","display_name":"Bouraoui Ouni","orcid":"https://orcid.org/0000-0001-5708-3802"},"institutions":[{"id":"https://openalex.org/I166928557","display_name":"University of Monastir","ror":"https://ror.org/00nhtcg76","country_code":"TN","type":"education","lineage":["https://openalex.org/I166928557"]}],"countries":["TN"],"is_corresponding":true,"raw_author_name":"BOURAOUI OUNI","raw_affiliation_strings":["Laboratory of Electronic and Microelectronic, Faculty of Sciences at Monastir, Monastir 5000, Tunisia"],"affiliations":[{"raw_affiliation_string":"Laboratory of Electronic and Microelectronic, Faculty of Sciences at Monastir, Monastir 5000, Tunisia","institution_ids":["https://openalex.org/I166928557"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070390073","display_name":"Abdellatif Mtibaa","orcid":"https://orcid.org/0000-0001-5180-9975"},"institutions":[{"id":"https://openalex.org/I166928557","display_name":"University of Monastir","ror":"https://ror.org/00nhtcg76","country_code":"TN","type":"education","lineage":["https://openalex.org/I166928557"]}],"countries":["TN"],"is_corresponding":false,"raw_author_name":"ABDELLATIF MTIBAA","raw_affiliation_strings":["Laboratory of Electronic and Microelectronic, Faculty of Sciences at Monastir, Monastir 5000, Tunisia"],"affiliations":[{"raw_affiliation_string":"Laboratory of Electronic and Microelectronic, Faculty of Sciences at Monastir, Monastir 5000, Tunisia","institution_ids":["https://openalex.org/I166928557"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5103171883"],"corresponding_institution_ids":["https://openalex.org/I166928557"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.07347558,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"22","issue":"03","first_page":"1350005","last_page":"1350005"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.9074143767356873},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7953939437866211},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6431972980499268},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6179877519607544},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5876269936561584},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.47180333733558655},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.44735467433929443},{"id":"https://openalex.org/keywords/optimization-problem","display_name":"Optimization problem","score":0.4383409023284912},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2816903591156006},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2597961127758026},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.2109794318675995},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08335524797439575}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.9074143767356873},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7953939437866211},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6431972980499268},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6179877519607544},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5876269936561584},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.47180333733558655},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.44735467433929443},{"id":"https://openalex.org/C137836250","wikidata":"https://www.wikidata.org/wiki/Q984063","display_name":"Optimization problem","level":2,"score":0.4383409023284912},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2816903591156006},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2597961127758026},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.2109794318675995},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08335524797439575},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126613500059","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126613500059","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W68384915","https://openalex.org/W75974310","https://openalex.org/W102718729","https://openalex.org/W1571632936","https://openalex.org/W1975059143","https://openalex.org/W1988386673","https://openalex.org/W1993867045","https://openalex.org/W2079543149","https://openalex.org/W2085427516","https://openalex.org/W2098983317","https://openalex.org/W2129306603","https://openalex.org/W2129851166","https://openalex.org/W2154002295"],"related_works":["https://openalex.org/W4255276129","https://openalex.org/W2780183594","https://openalex.org/W2160425906","https://openalex.org/W1882733036","https://openalex.org/W4319166456","https://openalex.org/W2546696010","https://openalex.org/W1992741870","https://openalex.org/W3092007829","https://openalex.org/W2768034376","https://openalex.org/W2298102683"],"abstract_inverted_index":{"New":[0],"FPGA":[1,29],"families":[2],"can":[3,109],"be":[4,110],"reconfigured":[5],"partially,":[6],"meaning":[7],"that":[8],"only":[9,42],"a":[10,34,43,113],"certain":[11],"portion":[12],"of":[13,45,61,71,115,176,184],"the":[14,28,62,66,69,90,94,103,128,133,170],"chip":[15,50],"area":[16],"is":[17,38,65,78],"reprogrammed.":[18],"Partial":[19],"reconfiguration":[20],"makes":[21],"possible":[22],"to":[23,33,40,92,168],"exchange":[24],"function":[25],"blocks":[26],"on":[27,49,73],"and":[30,54,68,172],"adapt":[31],"it":[32,108],"changing":[35],"environment.":[36],"It":[37],"used":[39],"have":[41,86,126],"subset":[44],"necessary":[46],"applications":[47],"running":[48],"at":[51],"each":[52,185],"time,":[53],"replacing":[55],"them":[56],"by":[57],"those":[58],"needed.":[59],"One":[60],"challenging":[63],"problems":[64],"scheduling":[67],"placement":[70,84,96,130],"modules":[72,83],"reconfigurable":[74],"resources,":[75],"this":[76,99,123],"problem":[77],"called":[79],"temporal":[80,95,104,129],"placement.":[81],"Several":[82],"techniques":[85],"been":[87],"introduced":[88],"in":[89,122,166,174],"literature":[91],"solve":[93],"problem.":[97],"In":[98],"paper,":[100,124],"we":[101,125],"examine":[102],"placement,":[105],"showing":[106],"how":[107],"decomposed":[111],"into":[112,132],"number":[114],"distinct":[116],"but":[117],"not":[118],"independent":[119],"subtasks.":[120],"Furthermore,":[121],"classified":[127],"algorithms":[131,145,150,155,160],"following":[134],"classes:":[135],"(1)":[136],"Algorithms":[137],"without":[138],"design":[139,178],"optimization":[140,144,149,154,159],"(2)":[141],"Routing":[142],"cost":[143],"(3)":[146],"Reconfiguration":[147],"time":[148],"(4)":[151],"Modules":[152],"interfering":[153],"(5)":[156],"Device":[157],"resources":[158],"After":[161],"that,":[162],"experiments":[163],"are":[164],"conducted":[165],"order":[167],"evaluate":[169],"complexity":[171],"performances":[173],"term":[175],"traditional":[177],"metrics,":[179],"like":[180],"latency,":[181],"area,":[182],"etc.,":[183],"algorithm.":[186]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}