{"id":"https://openalex.org/W2093885207","doi":"https://doi.org/10.1142/s0218126612500715","title":"REALIZATION OF FIRST-ORDER CURRENT-MODE FILTERS WITH LOW NUMBER OF MOS TRANSISTORS","display_name":"REALIZATION OF FIRST-ORDER CURRENT-MODE FILTERS WITH LOW NUMBER OF MOS TRANSISTORS","publication_year":2013,"publication_date":"2013-01-01","ids":{"openalex":"https://openalex.org/W2093885207","doi":"https://doi.org/10.1142/s0218126612500715","mag":"2093885207"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126612500715","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126612500715","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/11012/69943","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039802772","display_name":"Erkan Y\u00fcce","orcid":"https://orcid.org/0000-0001-7775-3949"},"institutions":[{"id":"https://openalex.org/I48843708","display_name":"Pamukkale University","ror":"https://ror.org/01etz1309","country_code":"TR","type":"education","lineage":["https://openalex.org/I48843708"]}],"countries":["TR"],"is_corresponding":true,"raw_author_name":"ERKAN YUCE","raw_affiliation_strings":["Pamukkale University, Department of Electrical and Electronics Engineering, Denizli, Kinikli 20070, Turkey"],"affiliations":[{"raw_affiliation_string":"Pamukkale University, Department of Electrical and Electronics Engineering, Denizli, Kinikli 20070, Turkey","institution_ids":["https://openalex.org/I48843708"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043064414","display_name":"Shahram M\u0131nae\u0131","orcid":"https://orcid.org/0000-0002-6921-9348"},"institutions":[{"id":"https://openalex.org/I129994210","display_name":"Do\u011fu\u015f University","ror":"https://ror.org/0272rjm42","country_code":"TR","type":"education","lineage":["https://openalex.org/I129994210"]},{"id":"https://openalex.org/I4210163811","display_name":"Ac\u0131badem Adana Hospital","ror":"https://ror.org/05g2amy04","country_code":"TR","type":"healthcare","lineage":["https://openalex.org/I4210163811"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"SHAHRAM MINAEI","raw_affiliation_strings":["Dogus University, Department of Electronics and Communications Engineering, Acibadem, Kadikoy 34722, Istanbul, Turkey"],"affiliations":[{"raw_affiliation_string":"Dogus University, Department of Electronics and Communications Engineering, Acibadem, Kadikoy 34722, Istanbul, Turkey","institution_ids":["https://openalex.org/I129994210","https://openalex.org/I4210163811"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062682055","display_name":"Norbert Herencs\u00e1r","orcid":"https://orcid.org/0000-0002-9504-2275"},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"NORBERT HERENCSAR","raw_affiliation_strings":["Brno University of Technology, Department of Telecommunications, Purkynova 118, 612 00 Brno, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Brno University of Technology, Department of Telecommunications, Purkynova 118, 612 00 Brno, Czech Republic","institution_ids":["https://openalex.org/I60587646"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020679366","display_name":"Jaroslav Koton","orcid":"https://orcid.org/0000-0003-4263-5875"},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"JAROSLAV KOTON","raw_affiliation_strings":["Brno University of Technology, Department of Telecommunications, Purkynova 118, 612 00 Brno, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Brno University of Technology, Department of Telecommunications, Purkynova 118, 612 00 Brno, Czech Republic","institution_ids":["https://openalex.org/I60587646"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5039802772"],"corresponding_institution_ids":["https://openalex.org/I48843708"],"apc_list":null,"apc_paid":null,"fwci":1.4333,"has_fulltext":true,"cited_by_count":37,"citation_normalized_percentile":{"value":0.8167815,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"22","issue":"01","first_page":"1250071","last_page":"1250071"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.6770821213722229},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6191234588623047},{"id":"https://openalex.org/keywords/passive-integrator-circuit","display_name":"Passive integrator circuit","score":0.5764201879501343},{"id":"https://openalex.org/keywords/active-filter","display_name":"Active filter","score":0.529961884021759},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.5198343396186829},{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.5068235993385315},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.49879956245422363},{"id":"https://openalex.org/keywords/low-pass-filter","display_name":"Low-pass filter","score":0.498030424118042},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.49584612250328064},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4462517499923706},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.43061378598213196},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.41312891244888306},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.40621498227119446},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.37301158905029297},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3509708046913147},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3208755850791931},{"id":"https://openalex.org/keywords/discrete-circuit","display_name":"Discrete circuit","score":0.28804683685302734}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.6770821213722229},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6191234588623047},{"id":"https://openalex.org/C30839866","wikidata":"https://www.wikidata.org/wiki/Q918242","display_name":"Passive integrator circuit","level":5,"score":0.5764201879501343},{"id":"https://openalex.org/C85899133","wikidata":"https://www.wikidata.org/wiki/Q557211","display_name":"Active filter","level":3,"score":0.529961884021759},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.5198343396186829},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.5068235993385315},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.49879956245422363},{"id":"https://openalex.org/C44682112","wikidata":"https://www.wikidata.org/wiki/Q918242","display_name":"Low-pass filter","level":3,"score":0.498030424118042},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.49584612250328064},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4462517499923706},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.43061378598213196},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.41312891244888306},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.40621498227119446},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.37301158905029297},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3509708046913147},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3208755850791931},{"id":"https://openalex.org/C188058453","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Discrete circuit","level":4,"score":0.28804683685302734}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1142/s0218126612500715","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126612500715","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},{"id":"pmh:oai:https://dspace.vut.cz:11012/69943","is_oa":true,"landing_page_url":"http://hdl.handle.net/11012/69943","pdf_url":"http://hdl.handle.net/11012/69943","source":{"id":"https://openalex.org/S4306400317","display_name":"Brno University of Technology Digital Library (Brno University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I60587646","host_organization_name":"Brno University of Technology","host_organization_lineage":["https://openalex.org/I60587646"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"acceptedVersion"},{"id":"pmh:oai:gcris.pau.edu.tr:11499/8198","is_oa":false,"landing_page_url":"https://hdl.handle.net/11499/8198","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article"},{"id":"pmh:oai:openaccess.dogus.edu.tr:11376/1787","is_oa":true,"landing_page_url":"http://hdl.handle.net/11376/1787","pdf_url":null,"source":{"id":"https://openalex.org/S4306401051","display_name":"Dogus University Institutional Repository (Dogus University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I129994210","host_organization_name":"Do\u011fu\u015f University","host_organization_lineage":["https://openalex.org/I129994210"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"article"}],"best_oa_location":{"id":"pmh:oai:https://dspace.vut.cz:11012/69943","is_oa":true,"landing_page_url":"http://hdl.handle.net/11012/69943","pdf_url":"http://hdl.handle.net/11012/69943","source":{"id":"https://openalex.org/S4306400317","display_name":"Brno University of Technology Digital Library (Brno University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I60587646","host_organization_name":"Brno University of Technology","host_organization_lineage":["https://openalex.org/I60587646"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"acceptedVersion"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7699999809265137,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2093885207.pdf","grobid_xml":"https://content.openalex.org/works/W2093885207.grobid-xml"},"referenced_works_count":21,"referenced_works":["https://openalex.org/W81748754","https://openalex.org/W1568895036","https://openalex.org/W1573813033","https://openalex.org/W1978991391","https://openalex.org/W2027790527","https://openalex.org/W2029824815","https://openalex.org/W2031894492","https://openalex.org/W2040935814","https://openalex.org/W2045155677","https://openalex.org/W2052105775","https://openalex.org/W2060514521","https://openalex.org/W2063701980","https://openalex.org/W2065059002","https://openalex.org/W2067945906","https://openalex.org/W2072548587","https://openalex.org/W2080693373","https://openalex.org/W2086501787","https://openalex.org/W2090644779","https://openalex.org/W2103316659","https://openalex.org/W2166607724","https://openalex.org/W4253463454"],"related_works":["https://openalex.org/W2051630841","https://openalex.org/W2153363606","https://openalex.org/W2142603601","https://openalex.org/W2132465642","https://openalex.org/W4245877442","https://openalex.org/W2481624947","https://openalex.org/W2988227767","https://openalex.org/W2135941737","https://openalex.org/W2808035885","https://openalex.org/W2053025779"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3],"new":[4],"current-mode":[5],"(CM)":[6],"circuit":[7,45,57],"for":[8],"realizing":[9],"all":[10],"of":[11,24,42,91],"the":[12,43,92],"first-order":[13,65],"filter":[14,56,70],"responses":[15],"is":[16],"suggested.":[17],"The":[18,54],"proposed":[19,55,93],"configuration":[20],"contains":[21],"low":[22,47,49],"number":[23],"components,":[25],"only":[26],"two":[27,35,38],"NMOS":[28],"transistors":[29],"both":[30,61],"operating":[31],"in":[32],"saturation":[33],"region,":[34],"capacitors":[36],"and":[37,51,63,68,79,89],"resistors.":[39],"Major":[40],"advantages":[41],"presented":[44],"are":[46,82],"voltage,":[48],"noise":[50],"high":[52],"linearity.":[53],"can":[58],"simultaneously":[59],"provide":[60],"inverting":[62],"non-inverting":[64],"low-pass,":[66],"high-pass":[67],"all-pass":[69],"responses.":[71],"Computer":[72],"simulation":[73],"results":[74,81],"achieved":[75],"through":[76],"SPICE":[77],"tool":[78],"experimental":[80],"given":[83],"as":[84],"examples":[85],"to":[86],"demonstrate":[87],"performance":[88],"effectiveness":[90],"topology.":[94]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":1}],"updated_date":"2026-03-17T17:19:04.345684","created_date":"2025-10-10T00:00:00"}