{"id":"https://openalex.org/W2012432216","doi":"https://doi.org/10.1142/s0218126612500582","title":"A \"NEAR-THE-BEST\" SYSTEM-LEVEL DESIGN METHODOLOGY OF MULTI-CORE H.264 VIDEO DECODER BASED ON THE PARALLELIZED MULTI-CORE SIMULATOR","display_name":"A \"NEAR-THE-BEST\" SYSTEM-LEVEL DESIGN METHODOLOGY OF MULTI-CORE H.264 VIDEO DECODER BASED ON THE PARALLELIZED MULTI-CORE SIMULATOR","publication_year":2012,"publication_date":"2012-11-01","ids":{"openalex":"https://openalex.org/W2012432216","doi":"https://doi.org/10.1142/s0218126612500582","mag":"2012432216"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126612500582","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126612500582","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032357873","display_name":"Bingbing Xia","orcid":"https://orcid.org/0000-0002-9880-9996"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"BINGBING XIA","raw_affiliation_strings":["Department of Electronic Engineering, Tsinghua University, Beijing 100084, China","Department of Electronic Engineering, Tsinghua University,#N#Beijing 100084, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Tsinghua University, Beijing 100084, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Department of Electronic Engineering, Tsinghua University,#N#Beijing 100084, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063901096","display_name":"Fei Qiao","orcid":"https://orcid.org/0000-0002-5054-9590"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"FEI QIAO","raw_affiliation_strings":["Department of Electronic Engineering, Tsinghua University, Beijing 100084, China","Department of Electronic Engineering, Tsinghua University,#N#Beijing 100084, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Tsinghua University, Beijing 100084, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Department of Electronic Engineering, Tsinghua University,#N#Beijing 100084, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078702827","display_name":"Zidong Du","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"ZIDONG DU","raw_affiliation_strings":["Department of Electronic Engineering, Tsinghua University, Beijing 100084, China","Department of Electronic Engineering, Tsinghua University,#N#Beijing 100084, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Tsinghua University, Beijing 100084, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Department of Electronic Engineering, Tsinghua University,#N#Beijing 100084, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053156684","display_name":"Di Zhu","orcid":"https://orcid.org/0000-0003-3566-5339"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"DI ZHU","raw_affiliation_strings":["Department of Electronic Engineering, Tsinghua University, Beijing 100084, China","Department of Electronic Engineering, Tsinghua University,#N#Beijing 100084, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Tsinghua University, Beijing 100084, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Department of Electronic Engineering, Tsinghua University,#N#Beijing 100084, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023755254","display_name":"Huazhong Yang","orcid":"https://orcid.org/0000-0003-2421-353X"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"HUAZHONG YANG","raw_affiliation_strings":["Department of Electronic Engineering, Tsinghua University, Beijing 100084, China","Department of Electronic Engineering, Tsinghua University,#N#Beijing 100084, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Tsinghua University, Beijing 100084, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Department of Electronic Engineering, Tsinghua University,#N#Beijing 100084, China","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09123716,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"21","issue":"07","first_page":"1250058","last_page":"1250058"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8334782123565674},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.696657121181488},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.657029926776886},{"id":"https://openalex.org/keywords/video-decoder","display_name":"Video decoder","score":0.5781700015068054},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4842826724052429},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.4761664569377899},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.464898020029068},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44211894273757935},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3843081295490265},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.1873040497303009},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10177451372146606}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8334782123565674},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.696657121181488},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.657029926776886},{"id":"https://openalex.org/C2776580754","wikidata":"https://www.wikidata.org/wiki/Q25098614","display_name":"Video decoder","level":3,"score":0.5781700015068054},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4842826724052429},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.4761664569377899},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.464898020029068},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44211894273757935},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3843081295490265},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.1873040497303009},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10177451372146606},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126612500582","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126612500582","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W642159083","https://openalex.org/W1595890819","https://openalex.org/W2100677006","https://openalex.org/W4239012550"],"related_works":["https://openalex.org/W2379408401","https://openalex.org/W1996778651","https://openalex.org/W47369351","https://openalex.org/W2164354632","https://openalex.org/W1603163876","https://openalex.org/W3151664512","https://openalex.org/W2079291856","https://openalex.org/W2138506581","https://openalex.org/W2133642747","https://openalex.org/W2975035977"],"abstract_inverted_index":{"H.264":[0],"video":[1,9,59],"decoder":[2],"is":[3,31,80,98,121,144,206],"a":[4,73,109,160],"good":[5],"choice":[6],"for":[7,39,57,100,123,215],"embedded":[8,36],"processing":[10,60],"applications":[11,158],"because":[12],"of":[13,25,34,68,88,116,219],"its":[14,40],"higher":[15,23,84],"compression":[16],"ratio":[17],"than":[18,176,186],"MPEG2,":[19],"although":[20],"it":[21],"has":[22,135],"requirements":[24,56],"run-time":[26],"computational":[27],"resource.":[28],"Multi-core":[29],"system":[30,78],"the":[32,35,55,66,77,83,86,106,114,117,124,136,140,165,170,180,190,199,207,216,220],"future":[33],"processor":[37],"design":[38,74,218],"power":[41],"efficiency":[42],"and":[43,47,64,92,104,169,179],"multi-thread":[44],"parallelization":[45,200],"capability,":[46],"can":[48,152,182,211],"be":[49,212],"used":[50,99],"to":[51,138,163],"fit":[52],"well":[53],"with":[54,129],"such":[58,101,149,204],"algorithms.":[61],"To":[62],"simulate":[63,154],"evaluate":[65],"performance":[67],"these":[69,155],"multi-core":[70,110,157,222],"systems":[71],"effectively,":[72],"flow":[75],"at":[76,82,105,184],"level":[79,126],"developed,":[81],"level,":[85,108],"combination":[87],"TLM":[89],"language":[90],"(SystemC)":[91],"shared-memory":[93],"parallel":[94],"programming":[95],"model":[96],"(OpenMP)":[97],"transaction-level":[102],"simulation,":[103],"lower":[107],"simulator":[111],"based":[112,194],"on":[113,195],"extension":[115],"SimpleScalar":[118],"3.0":[119],"ToolSet":[120],"developed":[122],"cycle-accurate":[125],"simulation.":[127,142],"Compared":[128],"other":[130],"high-level":[131],"simulation":[132,150,205],"methods,":[133],"ours":[134],"ability":[137],"realize":[139],"true-parallelization":[141],"What":[143],"more,":[145],"experiments":[146],"show":[147],"that":[148,210],"methodology":[151],"effectively":[153],"complex":[156],"in":[159],"short":[161],"time":[162],"get":[164,183],"appropriate":[166],"core":[167],"number":[168],"task":[171],"allocation":[172],"strategy":[173,201],"(much":[174],"less":[175,185],"RTL-level":[177,217],"simulation)":[178],"results":[181],"15%":[187],"deviated":[188],"from":[189,203],"ideal":[191],"ones":[192],"calculated":[193],"Amadal's":[196],"Law,":[197],"so":[198],"obtained":[202],"best":[208],"one":[209],"further":[213],"applied":[214],"final":[221],"system.":[223]},"counts_by_year":[],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}