{"id":"https://openalex.org/W2000300790","doi":"https://doi.org/10.1142/s0218126612500454","title":"PRE-RESOLVE AND SENSE ADIABATIC LOGIC FOR 100 KHZ TO 500 MHZ FREQUENCY CLASSES","display_name":"PRE-RESOLVE AND SENSE ADIABATIC LOGIC FOR 100 KHZ TO 500 MHZ FREQUENCY CLASSES","publication_year":2012,"publication_date":"2012-08-01","ids":{"openalex":"https://openalex.org/W2000300790","doi":"https://doi.org/10.1142/s0218126612500454","mag":"2000300790"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126612500454","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126612500454","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030426808","display_name":"V. S. Kanchana Bhaaskaran","orcid":"https://orcid.org/0000-0002-3819-1952"},"institutions":[{"id":"https://openalex.org/I876193797","display_name":"Vellore Institute of Technology University","ror":"https://ror.org/00qzypv28","country_code":"IN","type":"education","lineage":["https://openalex.org/I876193797"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"V. S. KANCHANA BHAASKARAN","raw_affiliation_strings":["School of Electronics Engineering, VIT University (Chennai Campus), Chennai \u2013 600 127, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electronics Engineering, VIT University (Chennai Campus), Chennai \u2013 600 127, India","institution_ids":["https://openalex.org/I876193797"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111781874","display_name":"J. P. Raina","orcid":null},"institutions":[{"id":"https://openalex.org/I876193797","display_name":"Vellore Institute of Technology University","ror":"https://ror.org/00qzypv28","country_code":"IN","type":"education","lineage":["https://openalex.org/I876193797"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"J. P. RAINA","raw_affiliation_strings":["Centre for Nanotechnology Research VIT University, Vellore \u2013 632 014, India","Centre for Nanotechnology Research, VIT University, Vellore, 632 014, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centre for Nanotechnology Research VIT University, Vellore \u2013 632 014, India","institution_ids":["https://openalex.org/I876193797"]},{"raw_affiliation_string":"Centre for Nanotechnology Research, VIT University, Vellore, 632 014, India","institution_ids":["https://openalex.org/I876193797"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5030426808"],"corresponding_institution_ids":["https://openalex.org/I876193797"],"apc_list":null,"apc_paid":null,"fwci":0.2498,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.58317228,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"21","issue":"05","first_page":"1250045","last_page":"1250045"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.7598687410354614},{"id":"https://openalex.org/keywords/adiabatic-circuit","display_name":"Adiabatic circuit","score":0.6321226954460144},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.6262489557266235},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.6152429580688477},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6003354787826538},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5462486743927002},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5096752643585205},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4552336037158966},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4017343521118164},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.35731297731399536},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.35295242071151733},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.27477115392684937},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.274549663066864},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.1758681833744049},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1510707139968872}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.7598687410354614},{"id":"https://openalex.org/C87606752","wikidata":"https://www.wikidata.org/wiki/Q4682637","display_name":"Adiabatic circuit","level":5,"score":0.6321226954460144},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.6262489557266235},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.6152429580688477},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6003354787826538},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5462486743927002},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5096752643585205},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4552336037158966},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4017343521118164},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.35731297731399536},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.35295242071151733},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.27477115392684937},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.274549663066864},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.1758681833744049},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1510707139968872}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126612500454","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126612500454","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1575022128","https://openalex.org/W2059463062","https://openalex.org/W2085952730","https://openalex.org/W2088828547","https://openalex.org/W2100280798","https://openalex.org/W2106659921","https://openalex.org/W2122984966","https://openalex.org/W2123299075","https://openalex.org/W2127876484","https://openalex.org/W2136486818","https://openalex.org/W2138360154","https://openalex.org/W2159229333"],"related_works":["https://openalex.org/W2138360154","https://openalex.org/W2169842719","https://openalex.org/W2580743037","https://openalex.org/W2965791759","https://openalex.org/W2894573466","https://openalex.org/W2554253794","https://openalex.org/W2988242922","https://openalex.org/W2015853231","https://openalex.org/W1997869119","https://openalex.org/W2542337934"],"abstract_inverted_index":{"The":[0,39,122,158],"novel":[1],"pre-resolve":[2],"and":[3,34,55,112,127,136,149,166,176,207],"Sense":[4],"Adiabatic":[5],"Logic":[6],"(PSAL)":[7],"is":[8,152,160,200],"a":[9,27,35,78,100],"less":[10,56,87],"complex":[11,79],"quasi-adiabatic":[12],"logic":[13,40,106,130,145],"circuit":[14,51,97,156],"usable":[15],"for":[16,163,180],"frequency":[17,120,168],"range":[18],"from":[19,194],"100":[20],"KHz":[21,175],"to":[22,118],"500":[23,177],"MHz.":[24],"It":[25],"employs":[26],"large":[28],"height":[29],"pre-resolved":[30],"nMOS":[31,123],"structured":[32,124],"tree":[33,126],"differential":[36,128],"sensing":[37,129],"logic.":[38],"realizes":[41,64],"superior":[42],"energy":[43],"efficiency":[44,199],"through":[45,202,211],"reduced":[46,113],"silicon":[47],"area":[48],"requirement,":[49],"low":[50,165],"latency,":[52],"glitch-free":[53],"output":[54,139],"switching":[57],"transients.":[58],"Significant":[59],"reduction":[60],"in":[61,81,92,143,154],"switched":[62],"capacitance":[63],"enhanced":[65],"speed":[66],"performance.":[67,121],"Furthermore,":[68],"evaluation":[69],"of":[70,75,86,89,103,170,173],"more":[71],"than":[72],"one":[73],"level":[74],"gate":[76],"(or":[77],"gate)":[80],"each":[82],"phase":[83],"makes":[84],"use":[85],"number":[88],"buffers":[90],"possible,":[91],"the":[93,133,137,155,171],"adiabatic":[94,105,144],"pipeline.":[95],"With":[96],"latency":[98],"being":[99],"major":[101],"impediment":[102],"four-phase":[104],"styles,":[107],"PSAL":[108],"achieves":[109],"better":[110],"throughput":[111],"critical":[114],"path":[115],"length":[116],"leading":[117],"improved":[119],"cascode":[125],"help":[131],"overcome":[132],"incomplete":[134],"charge-recovery":[135],"floating":[138],"node":[140],"problems":[141],"prevalent":[142],"structures.":[146],"Full":[147],"custom":[148],"modular":[150],"flow":[151],"adopted":[153],"designs.":[157],"design":[159],"proved":[161,201],"energy-efficient":[162],"both":[164],"high":[167],"ranges":[169],"order":[172],"200":[174],"MHz,":[178],"respectively":[179],"an":[181],"8-bit":[182],"multiplier.":[183],"Full-custom":[184],"designs":[185],"are":[186],"done":[187],"using":[188],"350":[189],"nm":[190],"CMOS":[191,206],"technology":[192],"library":[193],"Austria":[195],"Micro":[196],"Systems.":[197],"Performance":[198],"comparisons":[203],"with":[204],"static":[205],"PFAL":[208],"equivalent":[209],"circuits":[210],"extensive":[212],"post-layout":[213],"simulations.":[214]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}