{"id":"https://openalex.org/W1967613456","doi":"https://doi.org/10.1142/s0218126612400051","title":"FROM LOCKS TO CORRECT AND EFFICIENT TRANSACTIONAL MEMORY","display_name":"FROM LOCKS TO CORRECT AND EFFICIENT TRANSACTIONAL MEMORY","publication_year":2012,"publication_date":"2012-04-01","ids":{"openalex":"https://openalex.org/W1967613456","doi":"https://doi.org/10.1142/s0218126612400051","mag":"1967613456"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126612400051","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126612400051","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100417052","display_name":"Cheng Wang","orcid":"https://orcid.org/0009-0009-5870-3554"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I881441977","display_name":"Los Angeles Mission College","ror":"https://ror.org/01stcbz02","country_code":"US","type":"education","lineage":["https://openalex.org/I2802998804","https://openalex.org/I881441977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"CHENG WANG","raw_affiliation_strings":["Programming Systems Lab/Microprocessor and Programming Research Intel Labs, 2200 Mission College Blvd., Santa Clara, CA 95052, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Programming Systems Lab/Microprocessor and Programming Research Intel Labs, 2200 Mission College Blvd., Santa Clara, CA 95052, USA","institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I881441977"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101174906","display_name":"Youfeng Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I881441977","display_name":"Los Angeles Mission College","ror":"https://ror.org/01stcbz02","country_code":"US","type":"education","lineage":["https://openalex.org/I2802998804","https://openalex.org/I881441977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"YOUFENG WU","raw_affiliation_strings":["Programming Systems Lab/Microprocessor and Programming Research Intel Labs, 2200 Mission College Blvd., Santa Clara, CA 95052, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Programming Systems Lab/Microprocessor and Programming Research Intel Labs, 2200 Mission College Blvd., Santa Clara, CA 95052, USA","institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I881441977"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.12055468,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"21","issue":"02","first_page":"1240005","last_page":"1240005"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13471","display_name":"Cognitive Functions and Memory","score":0.9898999929428101,"subfield":{"id":"https://openalex.org/subfields/3205","display_name":"Experimental and Cognitive Psychology"},"field":{"id":"https://openalex.org/fields/32","display_name":"Psychology"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9539999961853027,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/software-transactional-memory","display_name":"Software transactional memory","score":0.9226261377334595},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8778376579284668},{"id":"https://openalex.org/keywords/transactional-memory","display_name":"Transactional memory","score":0.8747114539146423},{"id":"https://openalex.org/keywords/lock","display_name":"Lock (firearm)","score":0.7253209948539734},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.5504105687141418},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.5046862363815308},{"id":"https://openalex.org/keywords/database-transaction","display_name":"Database transaction","score":0.49599966406822205},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4499264657497406},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.44312289357185364},{"id":"https://openalex.org/keywords/porting","display_name":"Porting","score":0.4365577697753906},{"id":"https://openalex.org/keywords/memory-model","display_name":"Memory model","score":0.41028088331222534},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.3876396417617798},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.2818254232406616}],"concepts":[{"id":"https://openalex.org/C167149655","wikidata":"https://www.wikidata.org/wiki/Q1189004","display_name":"Software transactional memory","level":4,"score":0.9226261377334595},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8778376579284668},{"id":"https://openalex.org/C134277064","wikidata":"https://www.wikidata.org/wiki/Q878206","display_name":"Transactional memory","level":3,"score":0.8747114539146423},{"id":"https://openalex.org/C174839445","wikidata":"https://www.wikidata.org/wiki/Q1134386","display_name":"Lock (firearm)","level":2,"score":0.7253209948539734},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.5504105687141418},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.5046862363815308},{"id":"https://openalex.org/C75949130","wikidata":"https://www.wikidata.org/wiki/Q848010","display_name":"Database transaction","level":2,"score":0.49599966406822205},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4499264657497406},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.44312289357185364},{"id":"https://openalex.org/C106251023","wikidata":"https://www.wikidata.org/wiki/Q851989","display_name":"Porting","level":3,"score":0.4365577697753906},{"id":"https://openalex.org/C12186640","wikidata":"https://www.wikidata.org/wiki/Q6815743","display_name":"Memory model","level":3,"score":0.41028088331222534},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.3876396417617798},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.2818254232406616},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126612400051","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126612400051","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1523021320","https://openalex.org/W1542975293","https://openalex.org/W2008258200","https://openalex.org/W2014665656","https://openalex.org/W2055100610","https://openalex.org/W2076149580","https://openalex.org/W2079854797","https://openalex.org/W2092911542","https://openalex.org/W2094222793","https://openalex.org/W2099537990","https://openalex.org/W2105055683","https://openalex.org/W2107150212","https://openalex.org/W2108204150","https://openalex.org/W2113751407","https://openalex.org/W2116145395","https://openalex.org/W2120748340","https://openalex.org/W2126501440","https://openalex.org/W2129990308","https://openalex.org/W2135430119","https://openalex.org/W2144825886","https://openalex.org/W2145021036","https://openalex.org/W2149473197","https://openalex.org/W2170840630","https://openalex.org/W2172064476"],"related_works":["https://openalex.org/W2088444093","https://openalex.org/W133473147","https://openalex.org/W2152491655","https://openalex.org/W924353067","https://openalex.org/W4252722439","https://openalex.org/W2992926879","https://openalex.org/W1144911151","https://openalex.org/W3046697030","https://openalex.org/W3195212277","https://openalex.org/W2035743374"],"abstract_inverted_index":{"Transactional":[0],"memory":[1,142,170,194],"addresses":[2],"a":[3,100,128,135,164],"number":[4],"of":[5,15,21],"important":[6],"issues":[7],"in":[8,52,79,99,144,180],"lock-based":[9,37,46,81,121],"parallel":[10,56,130,183],"programs.":[11,41],"Unfortunately,":[12],"the":[13,85,103,112,119,124,140,147,156,174,181,190],"semantics":[14],"transactions":[16,107,151],"are":[17,68],"different":[18],"from":[19],"those":[20],"critical":[22,66],"sections":[23,67],"defined":[24],"by":[25],"locks.":[26,116,160],"The":[27],"semantic":[28],"differences":[29],"make":[30,50],"it":[31],"difficult":[32],"to":[33,39,45,70,83,108,111,138,152,155,188],"correctly":[34,59],"port":[35],"existing":[36],"programs":[38,57,82,184],"transaction-based":[40,53],"Experienced":[42],"programmers":[43],"accustomed":[44],"programming":[47,54],"can":[48,62,185],"easily":[49,195],"mistakes":[51],"as":[55],"running":[58],"using":[60,71,106,115,150,159],"locks":[61,179],"run":[63],"incorrectly":[64],"when":[65],"converted":[69,187],"transactions.":[72],"This":[73],"problem":[74],"becomes":[75],"even":[76],"more":[77],"severe":[78],"porting":[80],"use":[84,189],"efficient":[86,167,191],"software":[87,168,192],"transactional":[88,141,169,193],"memory.":[89],"In":[90],"this":[91],"paper,":[92],"we":[93,132,162],"first":[94],"identify":[95],"three":[96],"necessary":[97,125],"properties":[98,126],"program":[101,104,113,122,148,157],"for":[102,146],"execution":[105,114,149,158],"be":[109,153,186],"equivalent":[110,154],"Assuming":[117],"that":[118,172,178],"input":[120],"satisfies":[123,173],"(i.e.,":[127],"well-behaved":[129,182],"program),":[131],"next":[133],"present":[134],"correctness":[136,175],"condition":[137,176],"verify":[139],"implementation":[143,171],"order":[145],"Finally,":[161],"develop":[163],"correct":[165],"and":[166,196],"so":[177],"correctly.":[197]},"counts_by_year":[],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}