{"id":"https://openalex.org/W1989077799","doi":"https://doi.org/10.1142/s0218126611008043","title":"SAMPLING CORRELATION SOURCES FOR TIMING YIELD ANALYSIS OF SEQUENTIAL CIRCUITS WITH CLOCK NETWORKS","display_name":"SAMPLING CORRELATION SOURCES FOR TIMING YIELD ANALYSIS OF SEQUENTIAL CIRCUITS WITH CLOCK NETWORKS","publication_year":2011,"publication_date":"2011-12-01","ids":{"openalex":"https://openalex.org/W1989077799","doi":"https://doi.org/10.1142/s0218126611008043","mag":"1989077799"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126611008043","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126611008043","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067556633","display_name":"Lee-Eun Yu","orcid":null},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"LEE-EUN YU","raw_affiliation_strings":["Department of Electrical Engineering, KAIST Daejeon 305-701, Republic of Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, KAIST Daejeon 305-701, Republic of Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042883061","display_name":"Changsik Shin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210114087","display_name":"Silicon Works (South Korea)","ror":"https://ror.org/02gada206","country_code":"KR","type":"company","lineage":["https://openalex.org/I4210114087"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"CHANGSIK SHIN","raw_affiliation_strings":["Silicon Works, Daejeon 305-380, Republic of Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Silicon Works, Daejeon 305-380, Republic of Korea","institution_ids":["https://openalex.org/I4210114087"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108744170","display_name":"Seungwhun Paik","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"SEUNGWHUN PAIK","raw_affiliation_strings":["Synopsys Inc., Mountain View, CA 94043, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys Inc., Mountain View, CA 94043, USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110204273","display_name":"Jing-Jia Liou","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"JING-JIA LIOU","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu 30013, Taiwan","Department of Electrical Engineering, National Tsing Hua University, Hsinchu 30013, Taiwan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu 30013, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu 30013, Taiwan#TAB#","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020011072","display_name":"Youngsoo Shin","orcid":"https://orcid.org/0000-0002-7474-9212"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"YOUNGSOO SHIN","raw_affiliation_strings":["Department of Electrical Engineering, KAIST, Daejeon 305-701, Republic of Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, KAIST, Daejeon 305-701, Republic of Korea","institution_ids":["https://openalex.org/I157485424"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.06539938,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"20","issue":"08","first_page":"1547","last_page":"1569"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.5556740164756775},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5383689403533936},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5355600714683533},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.5319908857345581},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5053313374519348},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5015935897827148},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4886663258075714},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4811514616012573},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4712814688682556},{"id":"https://openalex.org/keywords/correlation","display_name":"Correlation","score":0.44639289379119873},{"id":"https://openalex.org/keywords/yield","display_name":"Yield (engineering)","score":0.42001914978027344},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.39661556482315063},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.28576070070266724},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.26048094034194946}],"concepts":[{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.5556740164756775},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5383689403533936},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5355600714683533},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.5319908857345581},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5053313374519348},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5015935897827148},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4886663258075714},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4811514616012573},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4712814688682556},{"id":"https://openalex.org/C117220453","wikidata":"https://www.wikidata.org/wiki/Q5172842","display_name":"Correlation","level":2,"score":0.44639289379119873},{"id":"https://openalex.org/C134121241","wikidata":"https://www.wikidata.org/wiki/Q899301","display_name":"Yield (engineering)","level":2,"score":0.42001914978027344},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.39661556482315063},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.28576070070266724},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.26048094034194946},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126611008043","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126611008043","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W161930826","https://openalex.org/W175606318","https://openalex.org/W1508076293","https://openalex.org/W1511688816","https://openalex.org/W1964995055","https://openalex.org/W1967709031","https://openalex.org/W2033443176","https://openalex.org/W2047518460","https://openalex.org/W2108880814","https://openalex.org/W2110687226","https://openalex.org/W2120116751","https://openalex.org/W2126564504","https://openalex.org/W2147014303","https://openalex.org/W2153693362","https://openalex.org/W2153940514","https://openalex.org/W2163262735","https://openalex.org/W2166751677","https://openalex.org/W3110683067"],"related_works":["https://openalex.org/W2352590024","https://openalex.org/W2143149297","https://openalex.org/W1712836771","https://openalex.org/W2963679959","https://openalex.org/W2885107268","https://openalex.org/W2170656965","https://openalex.org/W2041601246","https://openalex.org/W2546628024","https://openalex.org/W2412769972","https://openalex.org/W2128365592"],"abstract_inverted_index":{"Analyzing":[0],"timing":[1,140,174],"yield":[2,135,150,175],"under":[3],"process":[4],"variations":[5],"is":[6,87],"difficult":[7],"because":[8],"of":[9,12,25,33,85,99,161],"the":[10,50,107,128,157,181],"presence":[11],"correlations.":[13],"Reconvergent":[14],"fan-out":[15],"nodes":[16,44,65,122],"(RFONs)":[17],"within":[18,45,66],"combinational":[19,68,71],"subcircuits":[20],"are":[21,43,64,124,132,164],"a":[22,46,67,97],"major":[23],"source":[24],"topological":[26,34],"correlation.":[27],"We":[28],"identify":[29],"two":[30],"more":[31,54,74],"sources":[32,84,101],"correlation":[35,86,100],"in":[36,106,112],"clocked":[37],"sequential":[38,40,61,170],"circuit:":[39],"RFONs,":[41],"which":[42,63],"clock":[47,51,182],"network":[48],"where":[49,70],"paths":[52,72],"to":[53,73,95,126,134,149],"than":[55,75],"one":[56,76],"flip-flop":[57,78],"branch":[58,79],"out;":[59],"and":[60,90,147,159,184],"branch-points,":[62],"block":[69],"capturing":[77],"out.":[80],"Dealing":[81],"with":[82],"all":[83],"unacceptably":[88],"complicated,":[89],"we":[91,185],"therefore":[92],"show":[93],"how":[94],"sample":[96],"handful":[98],"without":[102],"sacrificing":[103],"significant":[104],"accuracy":[105,158],"yield.":[108,129],"A":[109],"further":[110],"reduction":[111],"computation":[113],"time":[114],"can":[115],"be":[116,177],"obtained":[117],"by":[118,179],"sampling":[119],"only":[120],"those":[121],"that":[123,173],"likely":[125],"affect":[127],"These":[130],"techniques":[131],"applied":[133],"analysis":[136,141,151],"using":[137,166],"statistical":[138],"static":[139],"based":[142,152],"on":[143,153],"discrete":[144],"random":[145],"variables":[146],"also":[148],"Monte":[154],"Carlo":[155],"simulation;":[156],"efficiency":[160],"both":[162],"methods":[163],"assessed":[165],"example":[167],"circuits.":[168],"The":[169],"RFONs":[171],"suggest":[172],"may":[176],"improved":[178],"optimizing":[180],"network,":[183],"address":[186],"this":[187],"possibility.":[188]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}