{"id":"https://openalex.org/W2015689803","doi":"https://doi.org/10.1142/s0218126611007803","title":"PRIORITY-DRIVEN AREA OPTIMIZATION IN HIGH-LEVEL SYNTHESIS","display_name":"PRIORITY-DRIVEN AREA OPTIMIZATION IN HIGH-LEVEL SYNTHESIS","publication_year":2011,"publication_date":"2011-05-04","ids":{"openalex":"https://openalex.org/W2015689803","doi":"https://doi.org/10.1142/s0218126611007803","mag":"2015689803"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126611007803","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126611007803","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006036151","display_name":"Maria Abi Saad","orcid":"https://orcid.org/0000-0002-8154-6018"},"institutions":[{"id":"https://openalex.org/I56306041","display_name":"Lebanese American University","ror":"https://ror.org/00hqkan37","country_code":"LB","type":"education","lineage":["https://openalex.org/I56306041"]}],"countries":["LB"],"is_corresponding":true,"raw_author_name":"MARIA ABI SAAD","raw_affiliation_strings":["Department of Computer and Electrical Engineering, Lebanese American University, Byblos, P. O. Box 36, Lebanon"],"affiliations":[{"raw_affiliation_string":"Department of Computer and Electrical Engineering, Lebanese American University, Byblos, P. O. Box 36, Lebanon","institution_ids":["https://openalex.org/I56306041"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065443987","display_name":"Iyad Ouaiss","orcid":null},"institutions":[{"id":"https://openalex.org/I56306041","display_name":"Lebanese American University","ror":"https://ror.org/00hqkan37","country_code":"LB","type":"education","lineage":["https://openalex.org/I56306041"]}],"countries":["LB"],"is_corresponding":false,"raw_author_name":"IYAD OUAISS","raw_affiliation_strings":["Department of Computer and Electrical Engineering, Lebanese American University, Byblos, P. O. Box 36, Lebanon"],"affiliations":[{"raw_affiliation_string":"Department of Computer and Electrical Engineering, Lebanese American University, Byblos, P. O. Box 36, Lebanon","institution_ids":["https://openalex.org/I56306041"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5006036151"],"corresponding_institution_ids":["https://openalex.org/I56306041"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.08399351,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"20","issue":"06","first_page":"1131","last_page":"1163"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.8718559741973877},{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.8101503849029541},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6578829884529114},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6347212791442871},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6303056478500366},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6147705316543579},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.552464485168457},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.49531760811805725},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.40945345163345337},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.30808430910110474},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.30750077962875366},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.19616910815238953},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16999810934066772},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11922353506088257}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.8718559741973877},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.8101503849029541},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6578829884529114},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6347212791442871},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6303056478500366},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6147705316543579},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.552464485168457},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.49531760811805725},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.40945345163345337},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.30808430910110474},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.30750077962875366},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19616910815238953},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16999810934066772},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11922353506088257},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126611007803","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126611007803","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320311972","display_name":"Lebanese American University","ror":"https://ror.org/00hqkan37"},{"id":"https://openalex.org/F4320322377","display_name":"Universit\u00e9 Libanaise","ror":"https://ror.org/05x6qnc69"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1965860832","https://openalex.org/W1980310053","https://openalex.org/W1983800258","https://openalex.org/W2018040453","https://openalex.org/W2024060531","https://openalex.org/W2093332051","https://openalex.org/W2093842169","https://openalex.org/W2095478116","https://openalex.org/W2101981435","https://openalex.org/W2129788540","https://openalex.org/W2169817894","https://openalex.org/W2171717938","https://openalex.org/W2493328864"],"related_works":["https://openalex.org/W2044534563","https://openalex.org/W2060022998","https://openalex.org/W1962732207","https://openalex.org/W1991414913","https://openalex.org/W2073831404","https://openalex.org/W2286123","https://openalex.org/W2787803743","https://openalex.org/W2015689803","https://openalex.org/W3147787617","https://openalex.org/W1919071401"],"abstract_inverted_index":{"One":[0],"of":[1,20,42,50,76,104,199,214],"the":[2,10,17,28,37,40,43,61,72,85,105,111,117,122,126,138,160,195,200,205,212,215,224],"major":[3],"enhancements":[4],"that":[5],"can":[6],"be":[7],"made":[8],"to":[9,25,32,36,59,109,133,154,168,185,210,223,241],"high-level":[11],"synthesis":[12],"(HLS)":[13],"process":[14,114],"is":[15,45,92,108,166],"reducing":[16],"overall":[18],"area":[19,41,62,90,244],"a":[21,47,99,170],"design":[22,234],"in":[23,52,63,159,183,233],"order":[24,132,184],"either":[26],"decrease":[27],"manufacturing":[29],"costs":[30],"or":[31,174],"introduce":[33],"more":[34],"functionality":[35],"circuit.":[38],"Optimizing":[39],"datapath":[44],"considered":[46,158],"primary":[48],"field":[49,64],"research":[51],"HLS.":[53,77],"This":[54],"work":[55],"proposes":[56],"an":[57,229],"approach":[58],"reduce":[60],"programmable":[65],"gate":[66],"array":[67],"(FPGA)":[68],"by":[69,94],"simultaneously":[70],"tackling":[71],"three":[73],"central":[74],"tasks":[75],"Scheduling,":[78],"allocation,":[79],"and":[80,84,151,188,194],"binding":[81],"are":[82,157],"performed":[83],"optimal":[86],"solution":[87,119,207],"based":[88,243],"on":[89],"reduction":[91,219,232],"obtained":[93,221,239],"using":[95],"simulated":[96,112],"annealing":[97,113,161],"with":[98,204],"priority":[100,106],"function.":[101],"The":[102,176],"aim":[103],"function":[107,165],"guide":[110],"into":[115],"finding":[116],"best":[118,206],"while":[120],"at":[121],"same":[123],"time":[124,202,237],"incurring":[125],"least":[127],"possible":[128],"execution":[129,201],"time.":[130],"In":[131],"achieve":[134],"better":[135],"results":[136,197],"than":[137],"initial":[139],"solution,":[140],"rescheduling,":[141],"swapping":[142,147,152],"operations":[143],"between":[144,149],"functional":[145,155],"units,":[146],"variables":[148],"registers,":[150],"inputs":[153],"units":[156],"process.":[162],"A":[163],"cost":[164],"devised":[167],"evaluate":[169],"potential":[171],"move's":[172],"success":[173],"failure.":[175],"simulation":[177],"environment":[178],"\"Eridanus\"":[179],"has":[180],"been":[181],"developed":[182],"support":[186],"implementation":[187],"testing.":[189],"Several":[190],"benchmarks":[191],"were":[192,208],"tested":[193],"numerical":[196],"consisting":[198],"along":[203],"recorded":[209],"illustrate":[211],"performance":[213],"proposed":[216],"technique.":[217],"Area":[218],"was":[220,238],"compared":[222,240],"conventional":[225],"HLS":[226],"flow;":[227],"furthermore,":[228],"average":[230],"substantial":[231],"space":[235],"exploration":[236],"non-priority":[242],"optimization":[245],"techniques.":[246]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}