{"id":"https://openalex.org/W2011817012","doi":"https://doi.org/10.1142/s0218126610006785","title":"APPLICATION OF MIXED INTEGER LINEAR PROGRAMMING IN THE GENERATION OF VECTORS WITH MAXIMUM DATAPATH COVERAGE FOR COMBINATIONAL LOGIC CIRCUITS","display_name":"APPLICATION OF MIXED INTEGER LINEAR PROGRAMMING IN THE GENERATION OF VECTORS WITH MAXIMUM DATAPATH COVERAGE FOR COMBINATIONAL LOGIC CIRCUITS","publication_year":2010,"publication_date":"2010-10-26","ids":{"openalex":"https://openalex.org/W2011817012","doi":"https://doi.org/10.1142/s0218126610006785","mag":"2011817012"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126610006785","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126610006785","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024317470","display_name":"J. Sosa","orcid":"https://orcid.org/0000-0003-1838-3073"},"institutions":[{"id":"https://openalex.org/I119635470","display_name":"Universidad de Las Palmas de Gran Canaria","ror":"https://ror.org/01teme464","country_code":"ES","type":"education","lineage":["https://openalex.org/I119635470"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"JAVIER SOSA","raw_affiliation_strings":["Institute for Applied Microelectronics (IUMA), Department of Electronic Engineering and Automation, University of Las Palmas de Gran Canaria, Las Palmas, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Applied Microelectronics (IUMA), Department of Electronic Engineering and Automation, University of Las Palmas de Gran Canaria, Las Palmas, Spain","institution_ids":["https://openalex.org/I119635470"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002557940","display_name":"Juan A. Montiel\u2013Nelson","orcid":"https://orcid.org/0000-0003-4323-8097"},"institutions":[{"id":"https://openalex.org/I119635470","display_name":"Universidad de Las Palmas de Gran Canaria","ror":"https://ror.org/01teme464","country_code":"ES","type":"education","lineage":["https://openalex.org/I119635470"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"JUAN A. MONTIEL-NELSON","raw_affiliation_strings":["Institute for Applied Microelectronics (IUMA), Department of Electronic Engineering and Automation, University of Las Palmas de Gran Canaria, Las Palmas, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Applied Microelectronics (IUMA), Department of Electronic Engineering and Automation, University of Las Palmas de Gran Canaria, Las Palmas, Spain","institution_ids":["https://openalex.org/I119635470"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070660574","display_name":"Jos\u00e9 Carlos Garcia-Montesdeoca","orcid":null},"institutions":[{"id":"https://openalex.org/I119635470","display_name":"Universidad de Las Palmas de Gran Canaria","ror":"https://ror.org/01teme464","country_code":"ES","type":"education","lineage":["https://openalex.org/I119635470"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"JOSE C. GARCIA-MONTESDEOCA","raw_affiliation_strings":["Institute for Applied Microelectronics (IUMA), Department of Electronic Engineering and Automation, University of Las Palmas de Gran Canaria, Las Palmas, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Applied Microelectronics (IUMA), Department of Electronic Engineering and Automation, University of Las Palmas de Gran Canaria, Las Palmas, Spain","institution_ids":["https://openalex.org/I119635470"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004862330","display_name":"Saeid Nooshabadi","orcid":"https://orcid.org/0000-0001-8596-1350"},"institutions":[{"id":"https://openalex.org/I11957088","display_name":"Michigan Technological University","ror":"https://ror.org/0036rpn28","country_code":"US","type":"education","lineage":["https://openalex.org/I11957088"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"SAEID NOOSHABADI","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Michigan Technological University, Houghtan, MI 49931, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Michigan Technological University, Houghtan, MI 49931, USA","institution_ids":["https://openalex.org/I11957088"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0986504,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"19","issue":"07","first_page":"1497","last_page":"1516"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.8733034729957581},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.6605845093727112},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.6018598079681396},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5951322913169861},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5555081963539124},{"id":"https://openalex.org/keywords/metric","display_name":"Metric (unit)","score":0.50334233045578},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5015044212341309},{"id":"https://openalex.org/keywords/linear-programming","display_name":"Linear programming","score":0.4339229166507721},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4279747009277344},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4212309420108795},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.40494146943092346},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.35488444566726685},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3282189965248108},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2682182788848877},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0739186704158783}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.8733034729957581},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.6605845093727112},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.6018598079681396},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5951322913169861},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5555081963539124},{"id":"https://openalex.org/C176217482","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Metric (unit)","level":2,"score":0.50334233045578},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5015044212341309},{"id":"https://openalex.org/C41045048","wikidata":"https://www.wikidata.org/wiki/Q202843","display_name":"Linear programming","level":2,"score":0.4339229166507721},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4279747009277344},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4212309420108795},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.40494146943092346},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.35488444566726685},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3282189965248108},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2682182788848877},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0739186704158783},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1142/s0218126610006785","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126610006785","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},{"id":"pmh:oai:digitalcommons.mtu.edu:michigantech-p-31740","is_oa":false,"landing_page_url":"https://digitalcommons.mtu.edu/michigantech-p/12438","pdf_url":null,"source":{"id":"https://openalex.org/S4377196391","display_name":"Digital Commons - Michigan Tech (Michigan Technological University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I11957088","host_organization_name":"Michigan Technological University","host_organization_lineage":["https://openalex.org/I11957088"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Michigan Tech Publications, Part 1","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322930","display_name":"Ministerio de Ciencia e Innovaci\u00f3n","ror":"https://ror.org/034900433"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1541510538","https://openalex.org/W1822320350","https://openalex.org/W2011645538","https://openalex.org/W2116153111","https://openalex.org/W2492757556","https://openalex.org/W4300809515"],"related_works":["https://openalex.org/W1494292626","https://openalex.org/W3217430545","https://openalex.org/W2083793411","https://openalex.org/W2088006178","https://openalex.org/W1532891187","https://openalex.org/W2069145203","https://openalex.org/W63550369","https://openalex.org/W2108605716","https://openalex.org/W1560180920","https://openalex.org/W2085176210"],"abstract_inverted_index":{"In":[0,51],"this":[1],"paper,":[2],"we":[3,58],"present":[4],"a":[5,19,47,60],"novel":[6,61],"methodology":[7,26,99,129],"for":[8,18,63,135],"vector":[9],"generation":[10],"that":[11],"maximizes":[12],"the":[13,42,64,70,80,86,101,112,131,136],"metric":[14,45],"of":[15,37,115,118,127],"datapath":[16,43],"coverage":[17,44,56],"given":[20],"combinational":[21],"logic":[22,66],"circuit.":[23],"The":[24,35],"proposed":[25,98],"is":[27,46,83],"based":[28,40,110],"on":[29,41,111],"Mixed":[30],"Integer":[31],"Linear":[32],"Programming":[33],"(MILP).":[34],"search":[36,93,103,133],"input":[38],"vectors":[39],"satisfiability":[48],"(SAT)":[49],"problem.":[50,78],"order":[52],"to":[53,68],"obtain":[54],"maximum":[55],"vectors,":[57],"use":[59],"model":[62],"Boolean":[65],"gates":[67],"translate":[69],"original":[71],"SAT":[72],"problem":[73,82],"into":[74],"an":[75,91],"MILP":[76,87,128],"optimization":[77,88],"Next,":[79],"new":[81],"solved":[84],"following":[85],"environment":[89],"and":[90,107],"exhaustive":[92,102,132],"strategy.":[94],"We":[95],"compare":[96],"our":[97],"with":[100],"algorithm.":[104],"Experimental":[105],"results":[106],"performance":[108],"comparisons":[109],"large":[113],"set":[114],"MCNC'91":[116],"suite":[117],"benchmark":[119],"circuits":[120],"are":[121],"presented.":[122],"They":[123],"show":[124],"significant":[125],"speedups":[126],"against":[130],"algorithm":[134],"complex":[137],"circuits.":[138]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}