{"id":"https://openalex.org/W2042657138","doi":"https://doi.org/10.1142/s0218126610006621","title":"HIGH PERFORMANCE SCALABLE MIXED-RADIX-2<sup>n</sup> SERIAL-SERIAL MULTIPLIERS FOR <font>GF</font>(2<sup>m</sup>)","display_name":"HIGH PERFORMANCE SCALABLE MIXED-RADIX-2<sup>n</sup> SERIAL-SERIAL MULTIPLIERS FOR <font>GF</font>(2<sup>m</sup>)","publication_year":2010,"publication_date":"2010-07-12","ids":{"openalex":"https://openalex.org/W2042657138","doi":"https://doi.org/10.1142/s0218126610006621","mag":"2042657138"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126610006621","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126610006621","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001672678","display_name":"ABDURAZZAG SULAIMAN ALMILADI","orcid":null},"institutions":[{"id":"https://openalex.org/I28022161","display_name":"King Saud University","ror":"https://ror.org/02f81g417","country_code":"SA","type":"education","lineage":["https://openalex.org/I28022161"]}],"countries":["SA"],"is_corresponding":true,"raw_author_name":"ABDURAZZAG SULAIMAN ALMILADI","raw_affiliation_strings":["Computer Science Department, King Saud University, HCC, O.P. Box 266, Huraimla 11962, Saudi Arabia"],"affiliations":[{"raw_affiliation_string":"Computer Science Department, King Saud University, HCC, O.P. Box 266, Huraimla 11962, Saudi Arabia","institution_ids":["https://openalex.org/I28022161"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5001672678"],"corresponding_institution_ids":["https://openalex.org/I28022161"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.14381034,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"19","issue":"05","first_page":"1089","last_page":"1107"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9876999855041504,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.8380767107009888},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.6854826807975769},{"id":"https://openalex.org/keywords/gf","display_name":"GF(2)","score":0.6163111329078674},{"id":"https://openalex.org/keywords/finite-field","display_name":"Finite field","score":0.6155429482460022},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6008778810501099},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5942896008491516},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.5727325677871704},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5165325999259949},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5066543221473694},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.4297105073928833},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.34911200404167175},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3078436851501465},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.20971444249153137}],"concepts":[{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.8380767107009888},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.6854826807975769},{"id":"https://openalex.org/C156350748","wikidata":"https://www.wikidata.org/wiki/Q5513324","display_name":"GF(2)","level":3,"score":0.6163111329078674},{"id":"https://openalex.org/C77926391","wikidata":"https://www.wikidata.org/wiki/Q603880","display_name":"Finite field","level":2,"score":0.6155429482460022},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6008778810501099},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5942896008491516},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.5727325677871704},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5165325999259949},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5066543221473694},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.4297105073928833},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.34911200404167175},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3078436851501465},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.20971444249153137},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126610006621","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126610006621","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1496108277","https://openalex.org/W1963676767","https://openalex.org/W2004814164","https://openalex.org/W2014263754","https://openalex.org/W2074270000","https://openalex.org/W2111420767","https://openalex.org/W2128718974"],"related_works":["https://openalex.org/W2089343558","https://openalex.org/W2015084332","https://openalex.org/W2081051399","https://openalex.org/W2403291794","https://openalex.org/W843373033","https://openalex.org/W2890255203","https://openalex.org/W2587136861","https://openalex.org/W2033037612","https://openalex.org/W2395601077","https://openalex.org/W2361826146"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"two":[3,39,195],"new":[4,132,212],"high":[5],"performance":[6,140],"bidirectional":[7,169],"mixed":[8],"radix-2":[9,149,170],"n":[10,150,171],"serial-serial":[11,151,172],"multipliers":[12,152],"for":[13,34,44,124,153,174],"the":[14,35,45,67,70,76,85,95,138,146,154,165,175,184,206,218,229],"finite":[15,155,176],"field":[16,156,177],"GF":[17,157,178],"(2":[18,158,179],"m":[19,159,180],")":[20,160,181],"are":[21,26,120],"presented.":[22],"The":[23,48,59,87,110,131,186],"input":[24],"operands":[25],"serially":[27,53,65],"entered":[28],"one":[29,54],"digit":[30,55],"at":[31,41,56],"a":[32,42,57,90,121,209,211,243],"time":[33,43],"first":[36,166],"operand":[37],"and":[38,103,107,117,236],"digits":[40],"second":[46],"operand.":[47],"output":[49],"result":[50],"is":[51,62,164],"computed":[52],"time.":[58],"reduction":[60,77],"polynomial":[61,78],"also":[63],"fed":[64,216],"to":[66,99,193],"structure":[68],"in":[69,183,199],"same":[71],"manner":[72],"so":[73],"that":[74],"changing":[75],"will":[79],"not":[80],"require":[81],"rewriting":[82],"or":[83],"rewiring":[84],"structure.":[86],"structures":[88,111],"utilize":[89],"serial":[91],"transfer":[92,100],"which":[93,119],"reduces":[94],"bus":[96],"width":[97],"needed":[98],"data":[101,213],"back":[102],"forth":[104],"between":[105],"memory":[106],"multiplication":[108],"unit.":[109],"possess":[112],"features":[113],"of":[114,128,228],"regularity,":[115],"modularity":[116],"scalability":[118],"design":[122,135],"requirement":[123],"an":[125],"efficient":[126],"utilization":[127],"FPGA":[129],"resources.":[130],"twin":[133,167,187],"pipe":[134,168,188],"has":[136,232],"improved":[137],"area-time":[139],"by":[141],"~37%":[142],"when":[143],"compared":[144],"with":[145],"best":[147],"existing":[148],".":[161],"Furthermore,":[162],"it":[163],"multiplier":[173,189,219],"reported":[182],"literature.":[185],"can":[190,214],"be":[191,215],"used":[192],"perform":[194],"successive":[196],"K-digit":[197],"multiplications":[198],"2K":[200],"+":[201,222],"6":[202],"cycles":[203],"without":[204],"truncating":[205],"results.":[207],"As":[208],"consequence,":[210],"into":[217],"every":[220],"K":[221],"3":[223],"cycles.":[224],"A":[225],"radix-4":[226],"version":[227],"proposed":[230],"architecture":[231],"been":[233],"designed,":[234],"simulated":[235],"synthesized":[237],"using":[238],"Xilinx":[239,244],"ISE":[240],"10.1":[241],"targeting":[242],"Virtex-5":[245],"FPGA.":[246]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}