{"id":"https://openalex.org/W2003843411","doi":"https://doi.org/10.1142/s0218126610006207","title":"HARDWARE IMPLEMENTATION AND VERIFICATION OF FIR FILTER UTILIZING M-BIT PDA","display_name":"HARDWARE IMPLEMENTATION AND VERIFICATION OF FIR FILTER UTILIZING M-BIT PDA","publication_year":2010,"publication_date":"2010-03-03","ids":{"openalex":"https://openalex.org/W2003843411","doi":"https://doi.org/10.1142/s0218126610006207","mag":"2003843411"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126610006207","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126610006207","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108695988","display_name":"Shiann\u2010Shiun Jeng","orcid":null},"institutions":[{"id":"https://openalex.org/I33096239","display_name":"National Dong Hwa University","ror":"https://ror.org/00mng9617","country_code":"TW","type":"education","lineage":["https://openalex.org/I33096239"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"SHIANN-SHIUN JENG","raw_affiliation_strings":["Department of Electrical Engineering, National Dong Hwa University, Hualien 97401, Taiwan, ROC"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Dong Hwa University, Hualien 97401, Taiwan, ROC","institution_ids":["https://openalex.org/I33096239"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111626624","display_name":"Hsing-Chen Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I33096239","display_name":"National Dong Hwa University","ror":"https://ror.org/00mng9617","country_code":"TW","type":"education","lineage":["https://openalex.org/I33096239"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"HSING-CHEN LIN","raw_affiliation_strings":["Department of Electrical Engineering, National Dong Hwa University, Hualien 97401, Taiwan, ROC"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Dong Hwa University, Hualien 97401, Taiwan, ROC","institution_ids":["https://openalex.org/I33096239"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050389502","display_name":"Chun\u2010Chyuan Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I33096239","display_name":"National Dong Hwa University","ror":"https://ror.org/00mng9617","country_code":"TW","type":"education","lineage":["https://openalex.org/I33096239"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"CHUN-CHYUAN CHEN","raw_affiliation_strings":["Department of Electrical Engineering, National Dong Hwa University, Hualien 97401, Taiwan, ROC"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Dong Hwa University, Hualien 97401, Taiwan, ROC","institution_ids":["https://openalex.org/I33096239"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102127855","display_name":"Shu\u2010Ming Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I33096239","display_name":"National Dong Hwa University","ror":"https://ror.org/00mng9617","country_code":"TW","type":"education","lineage":["https://openalex.org/I33096239"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"SHU-MING CHANG","raw_affiliation_strings":["Department of Electrical Engineering, National Dong Hwa University, Hualien 97401, Taiwan, ROC"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Dong Hwa University, Hualien 97401, Taiwan, ROC","institution_ids":["https://openalex.org/I33096239"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I33096239"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09060338,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"19","issue":"02","first_page":"503","last_page":"517"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.7955496907234192},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.716162919998169},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6422532200813293},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.6386171579360962},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.5952563881874084},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5896095037460327},{"id":"https://openalex.org/keywords/finite-impulse-response","display_name":"Finite impulse response","score":0.5780786275863647},{"id":"https://openalex.org/keywords/16-bit","display_name":"16-bit","score":0.4904296100139618},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4423864185810089},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3605888783931732},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.1871509850025177},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.18333789706230164},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14381173253059387}],"concepts":[{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.7955496907234192},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.716162919998169},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6422532200813293},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.6386171579360962},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.5952563881874084},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5896095037460327},{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.5780786275863647},{"id":"https://openalex.org/C33652231","wikidata":"https://www.wikidata.org/wiki/Q194368","display_name":"16-bit","level":2,"score":0.4904296100139618},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4423864185810089},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3605888783931732},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.1871509850025177},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.18333789706230164},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14381173253059387},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126610006207","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126610006207","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5099999904632568,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W579772482","https://openalex.org/W1485646312","https://openalex.org/W1978340171","https://openalex.org/W2003518423","https://openalex.org/W2042775942","https://openalex.org/W2096244289","https://openalex.org/W2105777281","https://openalex.org/W2110025685","https://openalex.org/W2138487966","https://openalex.org/W2478884216"],"related_works":["https://openalex.org/W3082309838","https://openalex.org/W4226341794","https://openalex.org/W4313145068","https://openalex.org/W2333351870","https://openalex.org/W2514848073","https://openalex.org/W3006978612","https://openalex.org/W1880893747","https://openalex.org/W1920855512","https://openalex.org/W3040396756","https://openalex.org/W2394375981"],"abstract_inverted_index":{"An":[0],"efficient":[1],"architecture":[2,113],"for":[3,68,88],"a":[4,32,44,115,121],"FPGA":[5],"symmetry":[6],"FIR":[7,70],"filter":[8,71],"is":[9,22,41],"proposed":[10,112],"that":[11],"employs":[12],"the":[13,27,49,69,74,84,101,111,127],"M-bit":[14,50,75],"parallel-distributed":[15],"arithmetic":[16,109],"(M-bit":[17],"PDA).":[18],"The":[19,52],"partial":[20],"product":[21],"pre-calculated":[23],"and":[24,106,118],"saved":[25],"into":[26],"distributed":[28,108],"ROM":[29],"to":[30,47,95,125],"eliminate":[31],"large":[33],"amount":[34],"of":[35],"multiplications.":[36],"Altera":[37],"Stratix":[38],"II":[39],"EP2S60":[40],"used":[42],"as":[43],"target":[45],"device":[46],"implement":[48],"PDA.":[51],"hardware":[53],"implementation":[54,72,90],"requires":[55],"936":[56],"adaptive":[57],"look-up":[58],"tables":[59],"(ALUTs),":[60],"888":[61],"registers,":[62],"1":[63],"PLL,":[64],"40960":[65],"memory":[66],"bits":[67],"with":[73,100,120],"PDA":[76],"(in":[77],"this":[78,89],"case":[79],"M":[80],"=":[81],"2).":[82],"Additionally,":[83],"maximum":[85],"clock":[86],"rate":[87],"can":[91],"be":[92],"achieved":[93],"up":[94],"155.36":[96],"MHz.":[97],"In":[98],"comparison":[99],"parallel":[102],"multiplier/adder":[103],"cell":[104],"(MAC)":[105],"serial":[107],"(SDA),":[110],"consumes":[114],"smaller":[116],"area":[117],"operates":[119],"higher":[122],"speed":[123],"due":[124],"omitting":[126],"multipliers.":[128]},"counts_by_year":[],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}