{"id":"https://openalex.org/W2059463062","doi":"https://doi.org/10.1142/s0218126610006098","title":"TWO-PHASE SINUSOIDAL POWER-CLOCKED QUASI-ADIABATIC LOGIC CIRCUITS","display_name":"TWO-PHASE SINUSOIDAL POWER-CLOCKED QUASI-ADIABATIC LOGIC CIRCUITS","publication_year":2010,"publication_date":"2010-03-03","ids":{"openalex":"https://openalex.org/W2059463062","doi":"https://doi.org/10.1142/s0218126610006098","mag":"2059463062"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126610006098","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126610006098","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030426808","display_name":"V. S. Kanchana Bhaaskaran","orcid":"https://orcid.org/0000-0002-3819-1952"},"institutions":[{"id":"https://openalex.org/I916357946","display_name":"Sri Sivasubramaniya Nadar College of Engineering","ror":"https://ror.org/054psm803","country_code":null,"type":"education","lineage":["https://openalex.org/I916357946"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"V. S. KANCHANA BHAASKARAN","raw_affiliation_strings":["Department of Electronics and Communication Engineering, SSN College of Engineering, Kalavakkam \u2013 603110, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, SSN College of Engineering, Kalavakkam \u2013 603110, India","institution_ids":["https://openalex.org/I916357946"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111781874","display_name":"J. P. Raina","orcid":null},"institutions":[{"id":"https://openalex.org/I876193797","display_name":"Vellore Institute of Technology University","ror":"https://ror.org/00qzypv28","country_code":"IN","type":"education","lineage":["https://openalex.org/I876193797"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"J. P. RAINA","raw_affiliation_strings":["School of Electrical Sciences, VIT University, Vellore, Tamil Nadu, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical Sciences, VIT University, Vellore, Tamil Nadu, India","institution_ids":["https://openalex.org/I876193797"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5030426808"],"corresponding_institution_ids":["https://openalex.org/I916357946"],"apc_list":null,"apc_paid":null,"fwci":1.1768,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.81124948,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"19","issue":"02","first_page":"335","last_page":"347"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adiabatic-circuit","display_name":"Adiabatic circuit","score":0.7407915592193604},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5941534638404846},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5595850348472595},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.539746880531311},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.5249538421630859},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.5158302187919617},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5094431042671204},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4973922073841095},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4646434783935547},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.42407840490341187},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4087655246257782},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2906608581542969},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.24442517757415771},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.24081525206565857},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.22263410687446594}],"concepts":[{"id":"https://openalex.org/C87606752","wikidata":"https://www.wikidata.org/wiki/Q4682637","display_name":"Adiabatic circuit","level":5,"score":0.7407915592193604},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5941534638404846},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5595850348472595},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.539746880531311},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.5249538421630859},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.5158302187919617},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5094431042671204},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4973922073841095},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4646434783935547},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.42407840490341187},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4087655246257782},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2906608581542969},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.24442517757415771},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.24081525206565857},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.22263410687446594},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126610006098","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126610006098","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9100000262260437,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1554301658","https://openalex.org/W1594470711","https://openalex.org/W1892158000","https://openalex.org/W1997869119","https://openalex.org/W2045383911","https://openalex.org/W2085952730","https://openalex.org/W2088642184","https://openalex.org/W2088828547","https://openalex.org/W2100978714","https://openalex.org/W2119512278","https://openalex.org/W2123299075","https://openalex.org/W2123607016","https://openalex.org/W2128055313","https://openalex.org/W2136486818","https://openalex.org/W2138360154","https://openalex.org/W2166243422","https://openalex.org/W2170191597"],"related_works":["https://openalex.org/W3091802476","https://openalex.org/W2085381517","https://openalex.org/W2333857605","https://openalex.org/W2121552467","https://openalex.org/W4284685595","https://openalex.org/W3195716372","https://openalex.org/W2087234551","https://openalex.org/W2769409836","https://openalex.org/W4232663506","https://openalex.org/W2509066851"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,9,83,95,103,106],"design":[4],"and":[5,12,18,54,71,86,105],"performance":[6,48],"analysis":[7],"of":[8,30,97,110],"dual-rail":[10],"encoded":[11],"sense-amplifier":[13],"structured":[14],"2N\u20132P,":[15],"2N\u20132N2P,":[16],"IPGL":[17,72],"PFAL":[19],"quasi-adiabatic":[20],"circuits":[21,57,73,113],"operated":[22],"by":[23],"two-phase":[24,87],"sinusoidal":[25,98],"power-clock":[26,37,61],"sources.":[27],"The":[28,39,47,92,112],"energetics":[29],"these":[31],"families":[32],"are":[33,42,67],"studied":[34],"for":[35,69],"varying":[36],"voltages.":[38],"drivability":[40],"characteristics":[41],"evaluated":[43],"using":[44,58,116],"capacitive":[45],"loads.":[46],"validation":[49],"is":[50,90],"made":[51],"through":[52],"8-bit":[53],"16-bit":[55],"adder":[56],"an":[59],"integrated":[60],"generator.":[62],"Optimal":[63],"adiabatic":[64],"gain":[65],"values":[66],"achieved":[68],"2N\u20132N2P":[70],"across":[74],"a":[75],"wide":[76],"frequency":[77,108],"range.":[78],"Energy":[79],"recovery":[80],"comparison":[81],"between":[82],"four-phase":[84],"ramp":[85],"sine":[88],"power-clocks":[89],"made.":[91],"results":[93],"demonstrate":[94],"efficiency":[96],"power":[99],"clock":[100],"at":[101],"both":[102],"high":[104],"low":[107],"ranges":[109],"operation.":[111],"were":[114],"designed":[115],"180":[117],"nm":[118],"CMOS":[119],"technology.":[120]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":3},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}