{"id":"https://openalex.org/W2035220813","doi":"https://doi.org/10.1142/s0218126609005678","title":"EFFECTS OF PARAMETER VARIATIONS ON TIMING CHARACTERISTICS OF CLOCKED REGISTERS","display_name":"EFFECTS OF PARAMETER VARIATIONS ON TIMING CHARACTERISTICS OF CLOCKED REGISTERS","publication_year":2009,"publication_date":"2009-10-08","ids":{"openalex":"https://openalex.org/W2035220813","doi":"https://doi.org/10.1142/s0218126609005678","mag":"2035220813"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126609005678","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126609005678","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109158309","display_name":"W. Roberts","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"WILLIAM R. ROBERTS","raw_affiliation_strings":["TAC Corporation, One High Street, North Andover, MA 01845, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TAC Corporation, One High Street, North Andover, MA 01845, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050757937","display_name":"Dimitrios Velenis","orcid":"https://orcid.org/0000-0001-7947-8098"},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"DIMITRIOS VELENIS","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Rochester, Rochester, New York, 14627, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Rochester, Rochester, New York, 14627, USA","institution_ids":["https://openalex.org/I5388228"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09398019,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"18","issue":"07","first_page":"1309","last_page":"1320"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.6326971054077148},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.5835368633270264},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5497413873672485},{"id":"https://openalex.org/keywords/register","display_name":"Register (sociolinguistics)","score":0.5375745892524719},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.47966814041137695},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.47892650961875916},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4329334497451782},{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.42227989435195923},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.4185212254524231},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.37069958448410034},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.196409672498703},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.166645348072052},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16248109936714172},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.08856049180030823},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08855921030044556},{"id":"https://openalex.org/keywords/chemistry","display_name":"Chemistry","score":0.061492711305618286}],"concepts":[{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.6326971054077148},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.5835368633270264},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5497413873672485},{"id":"https://openalex.org/C2779235478","wikidata":"https://www.wikidata.org/wiki/Q286576","display_name":"Register (sociolinguistics)","level":2,"score":0.5375745892524719},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.47966814041137695},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.47892650961875916},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4329334497451782},{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.42227989435195923},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.4185212254524231},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37069958448410034},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.196409672498703},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.166645348072052},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16248109936714172},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.08856049180030823},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08855921030044556},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.061492711305618286},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126609005678","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126609005678","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7900000214576721}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1502296014","https://openalex.org/W1508860734","https://openalex.org/W1518236483","https://openalex.org/W1875554762","https://openalex.org/W2019198721","https://openalex.org/W2066343858","https://openalex.org/W2097884286","https://openalex.org/W2109195618","https://openalex.org/W2133295215"],"related_works":["https://openalex.org/W2100329931","https://openalex.org/W3015599398","https://openalex.org/W4229446324","https://openalex.org/W2158805860","https://openalex.org/W2110367374","https://openalex.org/W3151506308","https://openalex.org/W2345182073","https://openalex.org/W1986294008","https://openalex.org/W2147334865","https://openalex.org/W2101512735"],"abstract_inverted_index":{"Violations":[0],"in":[1,34,49],"the":[2,22,29,40,72],"timing":[3,23,30],"constraints":[4,31],"of":[5,18,25,39,74],"a":[6,11],"clocked":[7],"register":[8,63,76],"can":[9],"cause":[10],"synchronous":[12],"system":[13],"to":[14,47,77],"malfunction.":[15],"The":[16,37],"effects":[17],"parameter":[19],"variations":[20,48],"on":[21],"characteristics":[24],"registers":[26],"that":[27,70],"determine":[28],"are":[32,68],"investigated":[33],"this":[35],"paper.":[36],"sensitivity":[38],"setup":[41],"time":[42],"and":[43,54],"data":[44],"propagation":[45],"delay":[46],"power":[50],"supply":[51],"voltage,":[52],"temperature,":[53],"gate":[55],"oxide":[56],"thickness":[57],"is":[58],"demonstrated":[59],"for":[60],"four":[61],"different":[62],"designs.":[64],"Furthermore,":[65],"design":[66],"modifications":[67],"proposed":[69],"enhance":[71],"robustness":[73],"each":[75],"variation":[78],"effects.":[79]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}