{"id":"https://openalex.org/W2124083463","doi":"https://doi.org/10.1142/s0218126609005423","title":"MULTI-PHASE ROTARY CLOCK SYNCHRONIZATION OF LEVEL-SENSITIVE CIRCUITS","display_name":"MULTI-PHASE ROTARY CLOCK SYNCHRONIZATION OF LEVEL-SENSITIVE CIRCUITS","publication_year":2009,"publication_date":"2009-07-03","ids":{"openalex":"https://openalex.org/W2124083463","doi":"https://doi.org/10.1142/s0218126609005423","mag":"2124083463"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126609005423","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126609005423","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081080799","display_name":"Bar\u0131\u015f Ta\u015fk\u0131n","orcid":"https://orcid.org/0000-0002-7631-5696"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"BARIS TASKIN","raw_affiliation_strings":["Electrical and Computer Engineering Department, Drexel University, Philadelphia, Pennsylvania 19104, USA","Electrical and Computer Engineering Department , Drexel University , Philadelphia, Pennsylvania, 19104, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Drexel University, Philadelphia, Pennsylvania 19104, USA","institution_ids":["https://openalex.org/I72816309"]},{"raw_affiliation_string":"Electrical and Computer Engineering Department , Drexel University , Philadelphia, Pennsylvania, 19104, USA","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070703425","display_name":"Ivan S. Kourtev","orcid":null},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"IVAN KOURTEV","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Pittsburgh, Pittsburgh, Pennsylvania 15213, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Pittsburgh, Pittsburgh, Pennsylvania 15213, USA","institution_ids":["https://openalex.org/I170201317"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3052,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.64906559,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"18","issue":"05","first_page":"899","last_page":"908"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.8558695316314697},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.818827211856842},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.8107064962387085},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7392196655273438},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.7191579341888428},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.6620461940765381},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.6322275996208191},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.6118547320365906},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.6046804785728455},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5802319645881653},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.5699748992919922},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5425773859024048},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5319682955741882},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.5205122828483582},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.5084056258201599},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4966621994972229},{"id":"https://openalex.org/keywords/clock-drift","display_name":"Clock drift","score":0.4706301689147949},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.456278920173645},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.4154094457626343},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.26282501220703125},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.23562949895858765},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.232171893119812},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.16512757539749146},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09855467081069946}],"concepts":[{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.8558695316314697},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.818827211856842},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.8107064962387085},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7392196655273438},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.7191579341888428},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.6620461940765381},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.6322275996208191},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.6118547320365906},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.6046804785728455},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5802319645881653},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.5699748992919922},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5425773859024048},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5319682955741882},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.5205122828483582},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.5084056258201599},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4966621994972229},{"id":"https://openalex.org/C155837451","wikidata":"https://www.wikidata.org/wiki/Q1069144","display_name":"Clock drift","level":5,"score":0.4706301689147949},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.456278920173645},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.4154094457626343},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.26282501220703125},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23562949895858765},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.232171893119812},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.16512757539749146},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09855467081069946}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126609005423","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126609005423","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.44999998807907104}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1875554762","https://openalex.org/W1964666600","https://openalex.org/W1965204794","https://openalex.org/W2011778848","https://openalex.org/W2112242460","https://openalex.org/W2122724421","https://openalex.org/W2134828064","https://openalex.org/W2145967198"],"related_works":["https://openalex.org/W3006003651","https://openalex.org/W2617666058","https://openalex.org/W2144282137","https://openalex.org/W4247089581","https://openalex.org/W2090213929","https://openalex.org/W1525888526","https://openalex.org/W2107880456","https://openalex.org/W2391115906","https://openalex.org/W2117541676","https://openalex.org/W1564063853"],"abstract_inverted_index":{"Resonant":[0,20],"clocking":[1,22,73],"technologies":[2],"provide":[3],"clock":[4,30,49,59,78,90,110,117,134],"networks":[5],"with":[6],"improved":[7],"frequency,":[8],"jitter":[9],"and":[10,28,33,62,71,97,137],"power":[11],"dissipation":[12],"characteristics,":[13],"however,":[14,143],"often":[15],"require":[16],"novel":[17],"automation":[18],"routines.":[19],"rotary":[21,77],"technology,":[23],"for":[24,51,145],"instance,":[25],"entails":[26],"multi-phase":[27,43,152],"nonzero":[29],"skew":[31,60,111,135],"operation":[32],"supports":[34],"latch-based":[35],"design.":[36],"This":[37],"paper":[38],"studies":[39],"the":[40,47,56,106,114,130,150],"effects":[41,132],"of":[42,58,85,93,116,129,133,149],"synchronization":[44,79,153],"schemes":[45,74],"on":[46,102],"minimum":[48],"period":[50,91],"rotary-clock-synchronized":[52],"circuits,":[53],"which":[54],"necessitate":[55],"application":[57],"scheduling":[61,136],"employ":[63],"level-sensitive":[64],"registers.":[65],"In":[66],"experimentation,":[67],"single,":[68],"dual,":[69],"three-":[70],"four-phase":[72],"generated":[75],"by":[76],"are":[80,100,122],"applied":[81],"to":[82,105,125,155],"a":[83],"suite":[84],"level-sensitive-transformed":[86],"ISCAS'89":[87],"benchmarks.":[88],"Average":[89],"improvements":[92,121],"30.3%,":[94],"24.8%,":[95],"17.7%":[96],"12.0%,":[98],"respectively,":[99],"observed":[101,123],"average":[103],"compared":[104],"flip-flop":[107],"based,":[108],"zero":[109],"circuits.":[112],"As":[113],"number":[115],"phases":[118],"increases,":[119],"smaller":[120],"due":[124],"lesser":[126],"overall":[127],"effectiveness":[128],"complementary":[131],"time":[138],"borrowing.":[139],"It":[140],"is":[141],"shown,":[142],"that":[144],"some":[146],"circuits":[147],"(23%":[148],"benchmarks),":[151],"leads":[154],"significant":[156],"performance":[157],"benefits":[158],"in":[159],"operating":[160],"frequency.":[161]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}