{"id":"https://openalex.org/W2003302881","doi":"https://doi.org/10.1142/s0218126609005137","title":"CHRONO-SCHEDULING: A SIMPLIFIED DYNAMIC SCHEDULING ALGORITHM FOR TIMING PREDICTABLE PROCESSORS","display_name":"CHRONO-SCHEDULING: A SIMPLIFIED DYNAMIC SCHEDULING ALGORITHM FOR TIMING PREDICTABLE PROCESSORS","publication_year":2009,"publication_date":"2009-04-01","ids":{"openalex":"https://openalex.org/W2003302881","doi":"https://doi.org/10.1142/s0218126609005137","mag":"2003302881"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126609005137","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126609005137","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://idus.us.es/handle//11441/143130","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011734268","display_name":"Fernando D\u00edaz-del-R\u00edo","orcid":"https://orcid.org/0000-0001-6184-1629"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"F. DIAZ-DEL-RIO","raw_affiliation_strings":["Escuela T\u00e9cnica Superior de Ingenier\u00eda Inform\u00e1tica, Universidad de Sevilla, Avda. Reina Mercedes s/n, 41012 Sevilla, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Escuela T\u00e9cnica Superior de Ingenier\u00eda Inform\u00e1tica, Universidad de Sevilla, Avda. Reina Mercedes s/n, 41012 Sevilla, Spain","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075163995","display_name":"Jos\u00e9 Luis Sevillano","orcid":"https://orcid.org/0000-0002-1392-1832"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J. L. SEVILLANO","raw_affiliation_strings":["Escuela T\u00e9cnica Superior de Ingenier\u00eda Inform\u00e1tica, Universidad de Sevilla, Avda. Reina Mercedes s/n, 41012 Sevilla, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Escuela T\u00e9cnica Superior de Ingenier\u00eda Inform\u00e1tica, Universidad de Sevilla, Avda. Reina Mercedes s/n, 41012 Sevilla, Spain","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109972154","display_name":"S. Vicente","orcid":null},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"S. VICENTE","raw_affiliation_strings":["Escuela T\u00e9cnica Superior de Ingenier\u00eda Inform\u00e1tica, Universidad de Sevilla, Avda. Reina Mercedes s/n, 41012 Sevilla, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Escuela T\u00e9cnica Superior de Ingenier\u00eda Inform\u00e1tica, Universidad de Sevilla, Avda. Reina Mercedes s/n, 41012 Sevilla, Spain","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012722971","display_name":"G. Jim\u00e9nez","orcid":"https://orcid.org/0000-0003-4512-6750"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"G. JIMENEZ-MORENO","raw_affiliation_strings":["Escuela T\u00e9cnica Superior de Ingenier\u00eda Inform\u00e1tica, Universidad de Sevilla, Avda. Reina Mercedes s/n, 41012 Sevilla, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Escuela T\u00e9cnica Superior de Ingenier\u00eda Inform\u00e1tica, Universidad de Sevilla, Avda. Reina Mercedes s/n, 41012 Sevilla, Spain","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059834579","display_name":"A Balcells","orcid":"https://orcid.org/0000-0001-8733-1811"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"A. CIVIT-BALCELLS","raw_affiliation_strings":["Escuela T\u00e9cnica Superior de Ingenier\u00eda Inform\u00e1tica, Universidad de Sevilla, Avda. Reina Mercedes s/n, 41012 Sevilla, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Escuela T\u00e9cnica Superior de Ingenier\u00eda Inform\u00e1tica, Universidad de Sevilla, Avda. Reina Mercedes s/n, 41012 Sevilla, Spain","institution_ids":["https://openalex.org/I79238269"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I79238269"],"apc_list":null,"apc_paid":null,"fwci":0.2636,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.55201391,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"18","issue":"02","first_page":"387","last_page":"406"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8727522492408752},{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.7058764696121216},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6280530095100403},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5972799062728882},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5602613687515259},{"id":"https://openalex.org/keywords/instruction-scheduling","display_name":"Instruction scheduling","score":0.5205974578857422},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5070741176605225},{"id":"https://openalex.org/keywords/reservation","display_name":"Reservation","score":0.4445042610168457},{"id":"https://openalex.org/keywords/dynamic-priority-scheduling","display_name":"Dynamic priority scheduling","score":0.37413841485977173},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.346481055021286},{"id":"https://openalex.org/keywords/two-level-scheduling","display_name":"Two-level scheduling","score":0.17495089769363403},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16718706488609314},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.11912202835083008}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8727522492408752},{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.7058764696121216},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6280530095100403},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5972799062728882},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5602613687515259},{"id":"https://openalex.org/C73564150","wikidata":"https://www.wikidata.org/wiki/Q11417093","display_name":"Instruction scheduling","level":5,"score":0.5205974578857422},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5070741176605225},{"id":"https://openalex.org/C2777632111","wikidata":"https://www.wikidata.org/wiki/Q1937518","display_name":"Reservation","level":2,"score":0.4445042610168457},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.37413841485977173},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.346481055021286},{"id":"https://openalex.org/C119948110","wikidata":"https://www.wikidata.org/wiki/Q7858726","display_name":"Two-level scheduling","level":4,"score":0.17495089769363403},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16718706488609314},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.11912202835083008},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1142/s0218126609005137","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126609005137","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},{"id":"pmh:oai:idus.us.es:11441/143130","is_oa":true,"landing_page_url":"https://idus.us.es/handle//11441/143130","pdf_url":null,"source":{"id":"https://openalex.org/S4306401665","display_name":"Deposito de Investigacion Universidad de Sevilla (University of Seville)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79238269","host_organization_name":"Universidad de Sevilla","host_organization_lineage":["https://openalex.org/I79238269"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:idus.us.es:11441/143130","is_oa":true,"landing_page_url":"https://idus.us.es/handle//11441/143130","pdf_url":null,"source":{"id":"https://openalex.org/S4306401665","display_name":"Deposito de Investigacion Universidad de Sevilla (University of Seville)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79238269","host_organization_name":"Universidad de Sevilla","host_organization_lineage":["https://openalex.org/I79238269"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1555915743","https://openalex.org/W2007946113","https://openalex.org/W2040073568","https://openalex.org/W2098477977","https://openalex.org/W2103405122","https://openalex.org/W2152746325","https://openalex.org/W2170585292"],"related_works":["https://openalex.org/W2093650773","https://openalex.org/W2114199383","https://openalex.org/W2184526337","https://openalex.org/W2897997157","https://openalex.org/W2502878968","https://openalex.org/W2039924129","https://openalex.org/W2141320470","https://openalex.org/W4243878930","https://openalex.org/W2124178168","https://openalex.org/W2016411588"],"abstract_inverted_index":{"We":[0],"propose":[1],"a":[2],"simpler":[3,124,141],"and":[4,14,24,35,59,86,122,144],"latency-reduced":[5],"instruction":[6,16,46,70],"scheduler,":[7],"called":[8],"chrono-scheduling":[9,133],"algorithm,":[10],"which":[11],"avoids":[12],"large":[13],"difficult":[15],"wake-up":[17],"in":[18],"order":[19],"to":[20,33,53,97],"reduce":[21],"power":[22],"consumption":[23],"latencies.":[25],"The":[26,92],"key":[27],"idea":[28],"of":[29,44,151],"this":[30,56],"scheduler":[31],"is":[32,95],"extract":[34],"record":[36],"all":[37],"possible":[38],"information":[39,57,76],"about":[40,77],"the":[41,65,75,136],"future":[42],"execution":[43],"an":[45,69],"during":[47,61],"its":[48,81,152],"issue,":[49],"so":[50],"as":[51],"not":[52],"look":[54],"for":[55],"again":[58,60],"wait":[62],"stages":[63],"at":[64,78],"reservation":[66],"stations.":[67,126],"Therefore,":[68],"can":[71],"be":[72,84,90],"issued":[73],"with":[74,129,140],"what":[79],"cycle":[80],"operands":[82],"must":[83,89],"captured":[85],"when":[87],"it":[88],"executed.":[91],"first":[93],"implementation":[94],"targeted":[96],"processors":[98,109],"that":[99],"have":[100],"constant":[101],"latencies":[102],"like":[103],"many":[104],"embedded":[105],"microcontrollers,":[106],"most":[107],"vector":[108],"without":[110],"data":[111],"cache,":[112],"etc.":[113],"Its":[114],"main":[115],"advantages":[116],"are:":[117],"no":[118,120],"tags,":[119],"renaming,":[121],"much":[123],"waiting":[125],"When":[127],"compared":[128],"classical":[130],"dynamic":[131],"schedulers,":[132],"provides":[134],"approximately":[135],"same":[137],"CPI":[138],"but":[139],"overall":[142],"circuitry":[143],"presumably":[145],"higher":[146],"clock":[147],"speed":[148],"(mainly":[149],"because":[150],"simplified":[153],"stations).":[154]},"counts_by_year":[],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}