{"id":"https://openalex.org/W2109508858","doi":"https://doi.org/10.1142/s0218126609004971","title":"LOW CLOCK-SWING TSPC FLIP-FLOPS FOR LOW-POWER APPLICATIONS","display_name":"LOW CLOCK-SWING TSPC FLIP-FLOPS FOR LOW-POWER APPLICATIONS","publication_year":2009,"publication_date":"2009-02-01","ids":{"openalex":"https://openalex.org/W2109508858","doi":"https://doi.org/10.1142/s0218126609004971","mag":"2109508858"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126609004971","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126609004971","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015866978","display_name":"Yingbo Hu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"YINGBO HU","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing 100084, P. R. China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing 100084, P. R. China","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100941945","display_name":"Zhou Runde","orcid":null},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"RUNDE ZHOU","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing 100084, P. R. China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing 100084, P. R. China","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.13457155,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"18","issue":"01","first_page":"121","last_page":"131"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.7223173975944519},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.659520149230957},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.5989347696304321},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.5505710244178772},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5342691540718079},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.5302749872207642},{"id":"https://openalex.org/keywords/signal-edge","display_name":"Signal edge","score":0.5027527809143066},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.48371365666389465},{"id":"https://openalex.org/keywords/swing","display_name":"Swing","score":0.4833652377128601},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4614182412624359},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.4198874235153198},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4091387391090393},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3942556083202362},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3583354949951172},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.34005850553512573},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.27904218435287476},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2614620327949524},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.16924947500228882},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.1033414900302887},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.07720434665679932}],"concepts":[{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.7223173975944519},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.659520149230957},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.5989347696304321},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.5505710244178772},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5342691540718079},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.5302749872207642},{"id":"https://openalex.org/C117525741","wikidata":"https://www.wikidata.org/wiki/Q775654","display_name":"Signal edge","level":4,"score":0.5027527809143066},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.48371365666389465},{"id":"https://openalex.org/C65655974","wikidata":"https://www.wikidata.org/wiki/Q14867674","display_name":"Swing","level":2,"score":0.4833652377128601},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4614182412624359},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.4198874235153198},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4091387391090393},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3942556083202362},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3583354949951172},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.34005850553512573},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.27904218435287476},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2614620327949524},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.16924947500228882},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.1033414900302887},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.07720434665679932},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.0},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126609004971","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126609004971","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8899999856948853}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2109195618","https://openalex.org/W2126823681","https://openalex.org/W2138134203","https://openalex.org/W2170265438","https://openalex.org/W2172290836","https://openalex.org/W4205649155"],"related_works":["https://openalex.org/W2169618112","https://openalex.org/W2496244846","https://openalex.org/W2112913927","https://openalex.org/W2587665273","https://openalex.org/W2052800037","https://openalex.org/W3013924136","https://openalex.org/W2097015933","https://openalex.org/W1985693075","https://openalex.org/W2109508858","https://openalex.org/W2150323079"],"abstract_inverted_index":{"In":[0,148],"this":[1],"paper,":[2],"two":[3],"types":[4,84],"of":[5,85,89,119,137,153,156],"Low":[6,22,46],"Clock-Swing":[7,23,47],"True":[8],"Single":[9],"Phase":[10],"Clock":[11],"(TSPC)":[12],"Flip-Flops":[13,86],"suitable":[14],"for":[15,64],"low-power":[16],"applications":[17],"are":[18,104,160],"proposed.":[19],"One":[20],"is":[21,45,61],"Edge-Triggered":[24],"TSPC":[25,32,39,49],"Flip-Flop":[26,50],"(LCSETTFF),":[27],"constructed":[28],"with":[29,108,171],"a":[30,37],"negative":[31],"split":[33,40],"out":[34,41],"latch":[35],"and":[36,94,133,145,158,167],"positive":[38],"latch.":[42],"The":[43],"other":[44],"Pulse-Triggered":[48],"(LCSPTTFF),":[51],"developed":[52,63],"in":[53,79,106],"several":[54],"styles.":[55],"A":[56],"double-edge":[57],"triggered":[58],"pulse":[59],"generator":[60],"also":[62],"LCSPTTFF.":[65],"With":[66],"low":[67,92],"threshold":[68],"voltage":[69],"clock":[70,81,97,154],"transistors":[71],"adopted,":[72],"great":[73],"power":[74,93,99,118,128,151],"efficiency":[75],"can":[76,121,139],"be":[77,122,140,163],"obtained":[78],"the":[80,117,127,150],"network.":[82],"Both":[83],"have":[87],"advantages":[88],"simple":[90],"structure,":[91],"much":[95],"lower":[96],"network":[98,155],"dissipation.":[100],"All":[101],"proposed":[102],"circuits":[103],"simulated":[105],"HSPICE":[107],"0.18":[109],"\u03bcm":[110],"CMOS":[111],"technology.":[112],"Simulation":[113],"results":[114],"show":[115],"that":[116],"LCSETTFF":[120,159],"reduced":[123,141,164],"by":[124,142,165],"42%,":[125],"while":[126],"dissipation,":[129],"Power-Delay":[130],"Product":[131,135],"(PDP)":[132],"Area-Power-Delay":[134],"(APDP)":[136],"LCSPTTFF":[138,157],"45\u201360%,":[143],"11\u201327%":[144],"58\u201365%,":[146],"respectively.":[147],"addition,":[149],"consumptions":[152],"estimated":[161],"to":[162],"78%":[166],"56%,":[168],"respectively,":[169],"compared":[170],"conventional":[172],"Flip-Flops.":[173]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}