{"id":"https://openalex.org/W2014899831","doi":"https://doi.org/10.1142/s021812660800454x","title":"UNIVERSAL LOW/MEDIUM SPEED I<sup>2</sup>C-SLAVE TRANSCEIVER: A DETAILED FPGA IMPLEMENTATION","display_name":"UNIVERSAL LOW/MEDIUM SPEED I<sup>2</sup>C-SLAVE TRANSCEIVER: A DETAILED FPGA IMPLEMENTATION","publication_year":2008,"publication_date":"2008-08-01","ids":{"openalex":"https://openalex.org/W2014899831","doi":"https://doi.org/10.1142/s021812660800454x","mag":"2014899831"},"language":"en","primary_location":{"id":"doi:10.1142/s021812660800454x","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s021812660800454x","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023220437","display_name":"Abdelkrim K. Oudjida","orcid":"https://orcid.org/0000-0003-2923-7258"},"institutions":[{"id":"https://openalex.org/I4210102186","display_name":"Centre de D\u00e9veloppement des Technologies Avanc\u00e9es","ror":"https://ror.org/01ay87255","country_code":"DZ","type":"facility","lineage":["https://openalex.org/I4210102186"]}],"countries":["DZ"],"is_corresponding":false,"raw_author_name":"A. K. OUDJIDA","raw_affiliation_strings":["Microelectronics Department, Centre de D\u00e9veloppement des Technologies Avanc\u00e9es \u2014 CDTA \u2014 Cit\u00e9 du 20 a\u00f4ut 1956, BP. 17, Baba Hassen, Algiers 16303, Algeria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronics Department, Centre de D\u00e9veloppement des Technologies Avanc\u00e9es \u2014 CDTA \u2014 Cit\u00e9 du 20 a\u00f4ut 1956, BP. 17, Baba Hassen, Algiers 16303, Algeria","institution_ids":["https://openalex.org/I4210102186"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037309390","display_name":"Ahmed Liacha","orcid":"https://orcid.org/0000-0001-9142-4973"},"institutions":[{"id":"https://openalex.org/I4210102186","display_name":"Centre de D\u00e9veloppement des Technologies Avanc\u00e9es","ror":"https://ror.org/01ay87255","country_code":"DZ","type":"facility","lineage":["https://openalex.org/I4210102186"]}],"countries":["DZ"],"is_corresponding":false,"raw_author_name":"A. LIACHA","raw_affiliation_strings":["Microelectronics Department, Centre de D\u00e9veloppement des Technologies Avanc\u00e9es \u2014 CDTA \u2014 Cit\u00e9 du 20 a\u00f4ut 1956, BP. 17, Baba Hassen, Algiers 16303, Algeria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronics Department, Centre de D\u00e9veloppement des Technologies Avanc\u00e9es \u2014 CDTA \u2014 Cit\u00e9 du 20 a\u00f4ut 1956, BP. 17, Baba Hassen, Algiers 16303, Algeria","institution_ids":["https://openalex.org/I4210102186"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083793044","display_name":"D. Benamrouche","orcid":null},"institutions":[{"id":"https://openalex.org/I4210102186","display_name":"Centre de D\u00e9veloppement des Technologies Avanc\u00e9es","ror":"https://ror.org/01ay87255","country_code":"DZ","type":"facility","lineage":["https://openalex.org/I4210102186"]}],"countries":["DZ"],"is_corresponding":false,"raw_author_name":"D. BENAMROUCHE","raw_affiliation_strings":["Microelectronics Department, Centre de D\u00e9veloppement des Technologies Avanc\u00e9es \u2014 CDTA \u2014 Cit\u00e9 du 20 a\u00f4ut 1956, BP. 17, Baba Hassen, Algiers 16303, Algeria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronics Department, Centre de D\u00e9veloppement des Technologies Avanc\u00e9es \u2014 CDTA \u2014 Cit\u00e9 du 20 a\u00f4ut 1956, BP. 17, Baba Hassen, Algiers 16303, Algeria","institution_ids":["https://openalex.org/I4210102186"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043872918","display_name":"Mohamed Goudjil","orcid":null},"institutions":[{"id":"https://openalex.org/I4210102186","display_name":"Centre de D\u00e9veloppement des Technologies Avanc\u00e9es","ror":"https://ror.org/01ay87255","country_code":"DZ","type":"facility","lineage":["https://openalex.org/I4210102186"]}],"countries":["DZ"],"is_corresponding":false,"raw_author_name":"M. GOUDJIL","raw_affiliation_strings":["Microelectronics Department, Centre de D\u00e9veloppement des Technologies Avanc\u00e9es \u2014 CDTA \u2014 Cit\u00e9 du 20 a\u00f4ut 1956, BP. 17, Baba Hassen, Algiers 16303, Algeria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronics Department, Centre de D\u00e9veloppement des Technologies Avanc\u00e9es \u2014 CDTA \u2014 Cit\u00e9 du 20 a\u00f4ut 1956, BP. 17, Baba Hassen, Algiers 16303, Algeria","institution_ids":["https://openalex.org/I4210102186"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028891098","display_name":"R. Tiar","orcid":null},"institutions":[{"id":"https://openalex.org/I4210102186","display_name":"Centre de D\u00e9veloppement des Technologies Avanc\u00e9es","ror":"https://ror.org/01ay87255","country_code":"DZ","type":"facility","lineage":["https://openalex.org/I4210102186"]}],"countries":["DZ"],"is_corresponding":false,"raw_author_name":"R. TIAR","raw_affiliation_strings":["Microelectronics Department, Centre de D\u00e9veloppement des Technologies Avanc\u00e9es \u2014 CDTA \u2014 Cit\u00e9 du 20 a\u00f4ut 1956, BP. 17, Baba Hassen, Algiers 16303, Algeria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronics Department, Centre de D\u00e9veloppement des Technologies Avanc\u00e9es \u2014 CDTA \u2014 Cit\u00e9 du 20 a\u00f4ut 1956, BP. 17, Baba Hassen, Algiers 16303, Algeria","institution_ids":["https://openalex.org/I4210102186"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012479521","display_name":"A. Ouchabane","orcid":null},"institutions":[{"id":"https://openalex.org/I4210102186","display_name":"Centre de D\u00e9veloppement des Technologies Avanc\u00e9es","ror":"https://ror.org/01ay87255","country_code":"DZ","type":"facility","lineage":["https://openalex.org/I4210102186"]}],"countries":["DZ"],"is_corresponding":false,"raw_author_name":"A. OUCHABANE","raw_affiliation_strings":["Microelectronics Department, Centre de D\u00e9veloppement des Technologies Avanc\u00e9es \u2014 CDTA \u2014 Cit\u00e9 du 20 a\u00f4ut 1956, BP. 17, Baba Hassen, Algiers 16303, Algeria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronics Department, Centre de D\u00e9veloppement des Technologies Avanc\u00e9es \u2014 CDTA \u2014 Cit\u00e9 du 20 a\u00f4ut 1956, BP. 17, Baba Hassen, Algiers 16303, Algeria","institution_ids":["https://openalex.org/I4210102186"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210102186"],"apc_list":null,"apc_paid":null,"fwci":0.6841,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.74806469,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"17","issue":"04","first_page":"611","last_page":"626"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9940000176429749,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/modelsim","display_name":"ModelSim","score":0.8580732941627502},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7446069717407227},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7394384145736694},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6558263301849365},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6544697880744934},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.595108151435852},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.5393497943878174},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.488757848739624},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4633064866065979},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.4482663571834564},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40106111764907837},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.21719369292259216},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.16816800832748413},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.14262807369232178}],"concepts":[{"id":"https://openalex.org/C2778571676","wikidata":"https://www.wikidata.org/wiki/Q3317826","display_name":"ModelSim","level":4,"score":0.8580732941627502},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7446069717407227},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7394384145736694},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6558263301849365},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6544697880744934},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.595108151435852},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.5393497943878174},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.488757848739624},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4633064866065979},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.4482663571834564},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40106111764907837},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21719369292259216},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.16816800832748413},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.14262807369232178},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s021812660800454x","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s021812660800454x","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.47999998927116394}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2080235730","https://openalex.org/W2347617805","https://openalex.org/W2389765791","https://openalex.org/W2534868112","https://openalex.org/W2694160303","https://openalex.org/W3028347934","https://openalex.org/W4297665406","https://openalex.org/W2145339442","https://openalex.org/W2377898907","https://openalex.org/W2387631519"],"abstract_inverted_index":{"Based":[0],"on":[1],"a":[2,33,56,84],"recent":[3],"market":[4],"study":[5],"of":[6,10,78,87,102],"an":[7,88],"important":[8],"number":[9],"I":[11,21,35,65,90],"2":[12,22,36,66,91],"C":[13],"devices,":[14],"all":[15,41,118],"fully":[16],"compliant":[17],"with":[18,162],"the":[19,100,106],"Philips":[20],"C-bus":[23,67],"specification,":[24],"version":[25],"2.1,":[26],"release":[27],"January":[28],"2000,":[29],"this":[30,79],"paper":[31,80],"introduces":[32],"detailed":[34],"C-slave":[37,92],"VLSI-architecture":[38],"that":[39],"incorporates":[40],"necessary":[42],"features":[43],"required":[44],"by":[45],"modern":[46],"ASIC/SoC":[47],"applications,":[48],"except":[49],"high":[50],"speed":[51],"mode.":[52],"The":[53,76,130,146],"design":[54,132,148],"is":[55,81,139,150],"general":[57],"purpose":[58,77],"solution":[59],"offering":[60],"viable":[61],"ways":[62],"to":[63,71,82,124],"controlling":[64],"and":[68,109,114,128,153,159,170,177],"highly":[69],"flexible":[70],"suit":[72],"any":[73],"particular":[74],"needs.":[75],"provide":[83],"full":[85],"description":[86],"up-to-date":[89],"FPGA":[93],"implementation.":[94],"All":[95],"related":[96],"issues,":[97],"starting":[98],"from":[99,120],"elaboration":[101],"initial":[103],"specifications,":[104],"till":[105],"final":[107,125],"verifications":[108],"synthesis,":[110],"are":[111],"comprehensively":[112],"discussed":[113],"justified.":[115],"This":[116],"includes":[117],"issues":[119],"basic":[121],"architectural":[122],"operations":[123],"software":[126],"drivers":[127],"application.":[129],"whole":[131],"code,":[133],"either":[134],"for":[135],"synthesis":[136,147],"or":[137],"verification,":[138],"implemented":[140],"in":[141],"Verilog":[142],"2001":[143],"(IEEE":[144],"1365).":[145],"code":[149],"technology":[151],"independent":[152],"was":[154],"simulated":[155],"at":[156],"both":[157,173],"RTL":[158],"gate":[160],"level":[161],"timing":[163],"back":[164],"annotation":[165],"using":[166,172],"ModelSim":[167],"SE":[168],"5.8e":[169],"synthesized":[171],"Leonardo":[174],"Spectrum":[175],"V2001_1d.45":[176],"Xilinx's":[178],"XST":[179],"6.1i.":[180]},"counts_by_year":[{"year":2024,"cited_by_count":4},{"year":2018,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}