{"id":"https://openalex.org/W2001180691","doi":"https://doi.org/10.1142/s0218126608004526","title":"A FAST AND EFFECTIVE TIMING-DRIVEN PLACEMENT TOOL FOR FPGAs","display_name":"A FAST AND EFFECTIVE TIMING-DRIVEN PLACEMENT TOOL FOR FPGAs","publication_year":2008,"publication_date":"2008-08-01","ids":{"openalex":"https://openalex.org/W2001180691","doi":"https://doi.org/10.1142/s0218126608004526","mag":"2001180691"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126608004526","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126608004526","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074437075","display_name":"Mohammed Khalid","orcid":"https://orcid.org/0000-0003-3903-8789"},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"MOHAMMED A. S. KHALID","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Windsor, 401 Sunset Avenue, Windsor, Ontario, Canada N9B 3P4, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Windsor, 401 Sunset Avenue, Windsor, Ontario, Canada N9B 3P4, Canada","institution_ids":["https://openalex.org/I74413500"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103560933","display_name":"XU Yong-hong","orcid":null},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"YONGHONG XU","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Windsor, 401 Sunset Avenue, Windsor, Ontario, Canada N9B 3P4, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Windsor, 401 Sunset Avenue, Windsor, Ontario, Canada N9B 3P4, Canada","institution_ids":["https://openalex.org/I74413500"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5074437075"],"corresponding_institution_ids":["https://openalex.org/I74413500"],"apc_list":null,"apc_paid":null,"fwci":0.6659,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.71121036,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"17","issue":"04","first_page":"663","last_page":"673"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.697014331817627},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5991008281707764},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5621020793914795},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.536898136138916},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5032505393028259},{"id":"https://openalex.org/keywords/quadratic-equation","display_name":"Quadratic equation","score":0.5032252669334412},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.4779793620109558},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.465869665145874},{"id":"https://openalex.org/keywords/microelectronics","display_name":"Microelectronics","score":0.46464985609054565},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4451848864555359},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4291721284389496},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.33936285972595215},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.21677157282829285},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11374378204345703},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10753455758094788},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10373750329017639},{"id":"https://openalex.org/keywords/geometry","display_name":"Geometry","score":0.07341521978378296}],"concepts":[{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.697014331817627},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5991008281707764},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5621020793914795},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.536898136138916},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5032505393028259},{"id":"https://openalex.org/C129844170","wikidata":"https://www.wikidata.org/wiki/Q41299","display_name":"Quadratic equation","level":2,"score":0.5032252669334412},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.4779793620109558},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.465869665145874},{"id":"https://openalex.org/C187937830","wikidata":"https://www.wikidata.org/wiki/Q175403","display_name":"Microelectronics","level":2,"score":0.46464985609054565},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4451848864555359},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4291721284389496},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.33936285972595215},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.21677157282829285},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11374378204345703},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10753455758094788},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10373750329017639},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.07341521978378296},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126608004526","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126608004526","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.49000000953674316}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W281382653","https://openalex.org/W2007249115","https://openalex.org/W2094806828","https://openalex.org/W2104573358","https://openalex.org/W2109753853","https://openalex.org/W2135606070","https://openalex.org/W2907375804"],"related_works":["https://openalex.org/W1981400123","https://openalex.org/W3016525403","https://openalex.org/W1971021667","https://openalex.org/W1520169471","https://openalex.org/W3206835165","https://openalex.org/W2110265185","https://openalex.org/W3146360095","https://openalex.org/W2002559064","https://openalex.org/W4385325690","https://openalex.org/W2184011203"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"present":[4],"TQPF,":[5],"a":[6,42,98],"Timing-Driven":[7],"Quadratic-based":[8],"Placement":[9,139],"Tool":[10],"for":[11,100,143],"FPGAs.":[12],"Quadratic":[13],"placement":[14,29],"algorithms":[15],"try":[16],"to":[17,31,73],"minimize":[18],"total":[19,63,86,148],"squared":[20,49],"wire":[21,50,59,64,111,149],"length":[22,51,65],"by":[23],"solving":[24],"linear":[25,58,110],"equations.":[26],"The":[27,146],"resulting":[28,62],"tends":[30],"locate":[32],"all":[33],"cells":[34],"near":[35],"the":[36,39,61,75,85,105,136,158],"center":[37],"of":[38,45,57,93,104,119],"chip":[40],"with":[41,97],"large":[43],"amount":[44],"overlap.":[46],"Also,":[47],"since":[48],"is":[52,130,153,162],"only":[53,154],"an":[54],"indirect":[55],"measure":[56],"length,":[60,150],"may":[66],"not":[67],"be":[68],"minimized.":[69],"We":[70,89],"propose":[71],"methods":[72],"alleviate":[74],"above":[76],"two":[77],"problems":[78],"that":[79],"give":[80],"high-quality":[81],"results":[82,114],"while":[83,108],"minimizing":[84,109],"run":[87],"time.":[88],"incorporate":[90],"multiple":[91],"iterations":[92],"equation-solving":[94],"process":[95],"together":[96],"technique":[99],"pulling":[101],"nodes":[102],"out":[103],"dense":[106],"area":[107],"length.":[112],"Experimental":[113],"using":[115],"20":[116],"Microelectronics":[117],"Center":[118],"North":[120],"Carolina":[121],"(MCNC)":[122],"benchmark":[123],"circuits":[124],"show":[125],"that,":[126],"on":[127,151],"average,":[128,152],"TQPF":[129],"approximately":[131],"three":[132],"times":[133],"faster":[134],"than":[135],"well-known":[137],"Versatile":[138],"and":[140,157],"Routing":[141],"tool":[142],"FPGAs":[144],"(VPR).":[145],"estimated":[147],"1.4%":[155],"longer,":[156],"critical":[159],"path":[160],"delay":[161],"4.9%":[163],"lower.":[164]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}