{"id":"https://openalex.org/W2063431755","doi":"https://doi.org/10.1142/s0218126608004307","title":"LOW POWER ADIABATIC PROGRAMMABLE LOGIC ARRAY WITH SINGLE CLOCK IAPDL","display_name":"LOW POWER ADIABATIC PROGRAMMABLE LOGIC ARRAY WITH SINGLE CLOCK IAPDL","publication_year":2008,"publication_date":"2008-04-01","ids":{"openalex":"https://openalex.org/W2063431755","doi":"https://doi.org/10.1142/s0218126608004307","mag":"2063431755"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126608004307","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126608004307","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086135227","display_name":"Wanlan Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"W. J. YANG","raw_affiliation_strings":["Center for Integrated Circuits and Systems, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore 639798, Singapore"],"affiliations":[{"raw_affiliation_string":"Center for Integrated Circuits and Systems, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore 639798, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083918663","display_name":"Yuan Zhou","orcid":"https://orcid.org/0000-0002-1583-7570"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Y. ZHOU","raw_affiliation_strings":["Center for Integrated Circuits and Systems, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore 639798, Singapore"],"affiliations":[{"raw_affiliation_string":"Center for Integrated Circuits and Systems, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore 639798, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023265975","display_name":"K.T. Lau","orcid":null},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"K. T. LAU","raw_affiliation_strings":["Center for Integrated Circuits and Systems, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore 639798, Singapore"],"affiliations":[{"raw_affiliation_string":"Center for Integrated Circuits and Systems, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore 639798, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5086135227"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":0.2422,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.61186638,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"17","issue":"02","first_page":"211","last_page":"219"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5885806083679199},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5449844598770142},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.521416425704956},{"id":"https://openalex.org/keywords/adiabatic-circuit","display_name":"Adiabatic circuit","score":0.5085481405258179},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.483211874961853},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.47186917066574097},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.42614156007766724},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4190351366996765},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.38269034028053284},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3823229670524597},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.36149463057518005},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.32379406690597534},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3237021565437317},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.2775771915912628},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.15664449334144592},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.12492433190345764},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.06436917185783386}],"concepts":[{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5885806083679199},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5449844598770142},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.521416425704956},{"id":"https://openalex.org/C87606752","wikidata":"https://www.wikidata.org/wiki/Q4682637","display_name":"Adiabatic circuit","level":5,"score":0.5085481405258179},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.483211874961853},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.47186917066574097},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.42614156007766724},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4190351366996765},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.38269034028053284},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3823229670524597},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.36149463057518005},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.32379406690597534},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3237021565437317},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.2775771915912628},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.15664449334144592},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.12492433190345764},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.06436917185783386},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126608004307","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126608004307","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1984603461","https://openalex.org/W2016255814","https://openalex.org/W2085030451","https://openalex.org/W2129878502","https://openalex.org/W3103339143"],"related_works":["https://openalex.org/W2096561527","https://openalex.org/W2580743037","https://openalex.org/W2162463323","https://openalex.org/W2965791759","https://openalex.org/W2147530955","https://openalex.org/W2418067545","https://openalex.org/W2988242922","https://openalex.org/W4210368030","https://openalex.org/W2042750210","https://openalex.org/W1521268501"],"abstract_inverted_index":{"A":[0],"novel":[1],"implementation":[2],"of":[3],"a":[4,10],"low":[5],"power":[6,12,28,56,66,77,142],"adiabatic":[7],"PLA":[8,45,104,114],"with":[9],"single":[11],"clock":[13,29,67],"(IAPDL-SC":[14],"PLA)":[15],"is":[16,25,30,79,109,134],"presented.":[17],"The":[18,27,121],"isolation":[19],"transistor":[20],"in":[21],"the":[22,33,37,43,49,55,69,76,98,106,124,129,141,149],"AND":[23,34],"array":[24,35],"removed.":[26],"shared":[31],"by":[32],"and":[36,63,91,115,140],"OR":[38],"array.":[39],"In":[40],"this":[41],"way,":[42],"proposed":[44],"not":[46],"only":[47],"saves":[48],"device":[50,107],"components":[51,126],"but":[52],"also":[53],"reduces":[54],"consumption.":[57],"For":[58,97],"3":[59],"V":[60,61],"DD":[62],"200":[64],"MHz":[65],"frequency,":[68],"simulation":[70,133],"results":[71],"using":[72,148],"Hspice":[73],"show":[74],"that":[75],"saving":[78,108],"79.48%":[80],"compared":[81,87,93,111,117],"to":[82,88,94,112,118],"dynamic":[83],"CMOS":[84],"PLA,":[85,90],"69.34%":[86],"APDL":[89,113],"40.40%":[92],"IAPDL":[95,119],"PLA.":[96,120],"5":[99],"\u00d7":[100,102],"8":[101],"4":[103],"design,":[105],"30.77%":[110],"12.90%":[116],"diodes":[122],"are":[123],"critical":[125],"for":[127],"all":[128],"technology":[130,152],"designs.":[131,153],"Current":[132],"based":[135],"on":[136],"0.8":[137],"\u03bcm":[138],"process":[139],"consumption":[143],"can":[144],"be":[145],"further":[146],"reduced":[147],"more":[150],"downsized":[151]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}