{"id":"https://openalex.org/W2114341006","doi":"https://doi.org/10.1142/s0218126607004027","title":"QUEUE MODELING AND IMPLEMENTATION FOR NETWORKS-ON-CHIP ROUTERS","display_name":"QUEUE MODELING AND IMPLEMENTATION FOR NETWORKS-ON-CHIP ROUTERS","publication_year":2007,"publication_date":"2007-12-01","ids":{"openalex":"https://openalex.org/W2114341006","doi":"https://doi.org/10.1142/s0218126607004027","mag":"2114341006"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126607004027","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126607004027","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065317596","display_name":"Haytham Elmiligi","orcid":"https://orcid.org/0000-0003-1458-3035"},"institutions":[{"id":"https://openalex.org/I212119943","display_name":"University of Victoria","ror":"https://ror.org/04s5mat29","country_code":"CA","type":"education","lineage":["https://openalex.org/I212119943"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"HAYTHAM ELMILIGI","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Victoria, P. O. Box 3055 STN CSC, Victoria, BC, V8W 3P6, Canada","Department of Electrical and Computer Engineering, University of Victoria, P.O. Box 3055, STN CSC, Victoria, BC V8W 3P6, Canada#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Victoria, P. O. Box 3055 STN CSC, Victoria, BC, V8W 3P6, Canada","institution_ids":["https://openalex.org/I212119943"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Victoria, P.O. Box 3055, STN CSC, Victoria, BC V8W 3P6, Canada#TAB#","institution_ids":["https://openalex.org/I212119943"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056943013","display_name":"M. Watheq El\u2010Kharashi","orcid":"https://orcid.org/0000-0002-6033-733X"},"institutions":[{"id":"https://openalex.org/I107720978","display_name":"Ain Shams University","ror":"https://ror.org/00cb9w016","country_code":"EG","type":"education","lineage":["https://openalex.org/I107720978"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"M. WATHEQ El-KHARASHI","raw_affiliation_strings":["Computer and Systems Engineering Department, Ain Shams University, Cairo 11517, Egypt"],"affiliations":[{"raw_affiliation_string":"Computer and Systems Engineering Department, Ain Shams University, Cairo 11517, Egypt","institution_ids":["https://openalex.org/I107720978"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014237424","display_name":"Fayez Gebali","orcid":"https://orcid.org/0000-0001-5189-3409"},"institutions":[{"id":"https://openalex.org/I212119943","display_name":"University of Victoria","ror":"https://ror.org/04s5mat29","country_code":"CA","type":"education","lineage":["https://openalex.org/I212119943"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"FAYEZ GEBALI","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Victoria, P. O. Box 3055 STN CSC, Victoria, BC, V8W 3P6, Canada","Department of Electrical and Computer Engineering, University of Victoria, P.O. Box 3055, STN CSC, Victoria, BC V8W 3P6, Canada#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Victoria, P. O. Box 3055 STN CSC, Victoria, BC, V8W 3P6, Canada","institution_ids":["https://openalex.org/I212119943"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Victoria, P.O. Box 3055, STN CSC, Victoria, BC V8W 3P6, Canada#TAB#","institution_ids":["https://openalex.org/I212119943"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5065317596"],"corresponding_institution_ids":["https://openalex.org/I212119943"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.15774226,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"16","issue":"06","first_page":"981","last_page":"996"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9912999868392944,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9871000051498413,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7643959522247314},{"id":"https://openalex.org/keywords/queueing-theory","display_name":"Queueing theory","score":0.7300796508789062},{"id":"https://openalex.org/keywords/queue","display_name":"Queue","score":0.7079383730888367},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.6376867294311523},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.6129035353660583},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.5367217659950256},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.45213547348976135},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4378723204135895},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3687528073787689},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3598244786262512},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10267329216003418},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.058997124433517456}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7643959522247314},{"id":"https://openalex.org/C22684755","wikidata":"https://www.wikidata.org/wiki/Q847526","display_name":"Queueing theory","level":2,"score":0.7300796508789062},{"id":"https://openalex.org/C160403385","wikidata":"https://www.wikidata.org/wiki/Q220543","display_name":"Queue","level":2,"score":0.7079383730888367},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.6376867294311523},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.6129035353660583},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.5367217659950256},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.45213547348976135},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4378723204135895},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3687528073787689},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3598244786262512},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10267329216003418},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.058997124433517456},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126607004027","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126607004027","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.47999998927116394,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W157319038","https://openalex.org/W1548419822","https://openalex.org/W1559169537","https://openalex.org/W1585038871","https://openalex.org/W1941458583","https://openalex.org/W1992489955","https://openalex.org/W2024661605","https://openalex.org/W2051265155","https://openalex.org/W2089155985","https://openalex.org/W2089266617","https://openalex.org/W2098156582","https://openalex.org/W2119483600","https://openalex.org/W2120538858","https://openalex.org/W2546283434","https://openalex.org/W3168147901"],"related_works":["https://openalex.org/W2045155990","https://openalex.org/W4313163053","https://openalex.org/W4300973204","https://openalex.org/W1483408780","https://openalex.org/W4284884309","https://openalex.org/W2136583354","https://openalex.org/W4243842598","https://openalex.org/W2105980483","https://openalex.org/W1907383933","https://openalex.org/W2163664144"],"abstract_inverted_index":{"Queue":[0],"modeling":[1],"is":[2],"an":[3],"important":[4],"step":[5],"in":[6,111],"Networks-on-Chip":[7],"(NoC)":[8],"design":[9,19,116],"to":[10,114,129],"understand":[11],"and":[12,39,124],"estimate":[13],"the":[14,37,43,74,78,94,131],"system":[15],"behavior":[16],"at":[17,118],"early":[18],"phases.":[20],"Choosing":[21],"queue":[22,26,79],"parameters,":[23],"such":[24],"as":[25],"size,":[27,80],"maximum":[28],"packet":[29,32,67],"arrival":[30],"rate,":[31,34],"service":[33,68],"directly":[35],"impacts":[36,70],"performance":[38,125],"silicon":[40],"area":[41],"of":[42,121],"overall":[44],"NoC-based":[45],"design.":[46],"In":[47],"this":[48,106],"paper,":[49],"we":[50,64,103],"propose":[51],"a":[52,90,97],"new":[53],"2D":[54],"M/D/1/B":[55],"queuing":[56],"model":[57,107],"for":[58,84],"NoC":[59,85],"routers.":[60],"Using":[61],"our":[62],"model,":[63],"prove":[65],"that":[66],"rate":[69],"throughput":[71],"significantly.":[72],"On":[73],"other":[75],"hand,":[76],"changing":[77],"within":[81],"acceptable":[82],"ranges":[83],"applications,":[86],"does":[87],"not":[88],"have":[89],"noticeable":[91],"effect":[92],"on":[93,101],"throughput.":[95],"Through":[96],"case":[98],"study":[99],"implementation":[100],"FPGA,":[102],"explain":[104],"how":[105],"could":[108],"be":[109],"used":[110],"different":[112],"applications":[113],"obtain":[115],"parameters":[117],"higher":[119],"levels":[120],"abstraction.":[122],"Synthesis":[123],"analysis":[126],"are":[127],"performed":[128],"validate":[130],"proposed":[132],"model.":[133]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}