{"id":"https://openalex.org/W1996222737","doi":"https://doi.org/10.1142/s0218126607003915","title":"ANALYSIS AND TOOLS FOR THE DESIGN OF VLIW EMBEDDED SYSTEMS IN A MULTI-OBJECTIVE SCENARIO","display_name":"ANALYSIS AND TOOLS FOR THE DESIGN OF VLIW EMBEDDED SYSTEMS IN A MULTI-OBJECTIVE SCENARIO","publication_year":2007,"publication_date":"2007-10-01","ids":{"openalex":"https://openalex.org/W1996222737","doi":"https://doi.org/10.1142/s0218126607003915","mag":"1996222737"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126607003915","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126607003915","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101778204","display_name":"Vincenzo Catania","orcid":"https://orcid.org/0000-0002-5040-3540"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"VINCENZO CATANIA","raw_affiliation_strings":["Dipartimento di Ingegneria Informatica e delle, Telecomunicazioni, University of Catania, 6, Viale Andrea Doria, 95125 Catania, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Informatica e delle, Telecomunicazioni, University of Catania, 6, Viale Andrea Doria, 95125 Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010989172","display_name":"Maurizio Palesi","orcid":"https://orcid.org/0000-0003-3129-0664"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"MAURIZIO PALESI","raw_affiliation_strings":["Dipartimento di Ingegneria Informatica e delle, Telecomunicazioni, University of Catania, 6, Viale Andrea Doria, 95125 Catania, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Informatica e delle, Telecomunicazioni, University of Catania, 6, Viale Andrea Doria, 95125 Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001962324","display_name":"Davide Patti","orcid":"https://orcid.org/0000-0003-0874-7793"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"DAVIDE PATTI","raw_affiliation_strings":["Dipartimento di Ingegneria Informatica e delle, Telecomunicazioni, University of Catania, 6, Viale Andrea Doria, 95125 Catania, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Informatica e delle, Telecomunicazioni, University of Catania, 6, Viale Andrea Doria, 95125 Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101778204"],"corresponding_institution_ids":["https://openalex.org/I39063666"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06511582,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"16","issue":"05","first_page":"819","last_page":"846"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.9695919752120972},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8855701684951782},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.653061032295227},{"id":"https://openalex.org/keywords/instruction-scheduling","display_name":"Instruction scheduling","score":0.6223940849304199},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.6166876554489136},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.6153377890586853},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.5355005264282227},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5321511626243591},{"id":"https://openalex.org/keywords/application-specific-instruction-set-processor","display_name":"Application-specific instruction-set processor","score":0.47906288504600525},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.45345163345336914},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4480741322040558},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4153054356575012},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.35670900344848633},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.18254107236862183},{"id":"https://openalex.org/keywords/dynamic-priority-scheduling","display_name":"Dynamic priority scheduling","score":0.14581823348999023}],"concepts":[{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.9695919752120972},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8855701684951782},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.653061032295227},{"id":"https://openalex.org/C73564150","wikidata":"https://www.wikidata.org/wiki/Q11417093","display_name":"Instruction scheduling","level":5,"score":0.6223940849304199},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.6166876554489136},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.6153377890586853},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.5355005264282227},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5321511626243591},{"id":"https://openalex.org/C201736964","wikidata":"https://www.wikidata.org/wiki/Q621583","display_name":"Application-specific instruction-set processor","level":3,"score":0.47906288504600525},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45345163345336914},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4480741322040558},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4153054356575012},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.35670900344848633},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.18254107236862183},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.14581823348999023},{"id":"https://openalex.org/C119948110","wikidata":"https://www.wikidata.org/wiki/Q7858726","display_name":"Two-level scheduling","level":4,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126607003915","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126607003915","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1569753066","https://openalex.org/W2068371654","https://openalex.org/W2143331258","https://openalex.org/W2576288252","https://openalex.org/W4238725616"],"related_works":["https://openalex.org/W2134136106","https://openalex.org/W2562747857","https://openalex.org/W1599272622","https://openalex.org/W4213212800","https://openalex.org/W2353958330","https://openalex.org/W4242411138","https://openalex.org/W2734211308","https://openalex.org/W25845550","https://openalex.org/W2559727716","https://openalex.org/W1996222737"],"abstract_inverted_index":{"The":[0],"use":[1,156],"of":[2,16,51,109,141,165],"Application-Specific":[3],"Instruction-set":[4],"Processors":[5],"(ASIP)":[6],"in":[7,19,39,60,134,149,202],"embedded":[8],"systems":[9,23],"is":[10,123],"a":[11,57,72,95,145,157,163,188,199],"solution":[12],"to":[13,25,44,47,88,137,161],"the":[14,20,68,116,126,131,139,150,171,182,203],"problem":[15],"increasing":[17],"complexity":[18,61,93],"functions":[21],"these":[22],"have":[24,35],"implement.":[26],"Architectures":[27],"based":[28],"on":[29,144],"Very":[30],"Long":[31],"Instruction":[32,52],"Word":[33],"(VLIW)":[34],"found":[36],"fertile":[37],"ground":[38],"multimedia":[40],"electronic":[41],"appliances":[42],"thanks":[43],"their":[45],"ability":[46],"exploit":[48],"high":[49],"degrees":[50],"Level":[53],"Parallelism":[54],"(ILP)":[55],"with":[56,91],"reasonable":[58],"trade-off":[59],"and":[62,77,86,106],"silicon":[63],"costs.":[64],"In":[65,80],"this":[66,81,92],"case":[67],"ASIP":[69],"specialization":[70],"involves":[71],"complex":[73],"interaction":[74],"between":[75,181],"hardware-":[76],"software-related":[78],"issues.":[79],"paper":[82],"we":[83,154,175],"propose":[84],"tools":[85],"methodologies":[87],"cope":[89],"efficiently":[90],"from":[94],"multi-objective":[96,158],"perspective.":[97],"We":[98,113],"present":[99],"EPIC-Explorer,":[100],"an":[101,110],"open":[102],"platform":[103],"for":[104,191],"estimation":[105,196],"system-level":[107],"exploration":[108,152],"EPIC/VLIW":[111],"architecture.":[112],"first":[114],"analyze":[115],"possible":[117,179],"design":[118,204],"objectives,":[119,183],"showing":[120],"that":[121],"it":[122],"necessary,":[124],"given":[125],"fundamental":[127],"role":[128],"played":[129],"by":[130,169],"VLIW":[132],"compiler":[133],"instruction":[135],"scheduling,":[136],"evaluate":[138],"appropriateness":[140],"ILP-oriented":[142],"compilation":[143],"case-by-case":[146],"basis.":[147],"Then,":[148],"architecture":[151],"phase,":[153],"will":[155],"genetic":[159],"approach":[160],"obtain":[162],"set":[164],"Pareto-optimal":[166],"configurations.":[167],"Finally,":[168],"clustering":[170],"configurations":[172],"thus":[173],"obtained,":[174],"extract":[176],"those":[177],"representing":[178],"trade-offs":[180],"which":[184],"are":[185],"used":[186],"as":[187],"starting":[189],"point":[190],"evaluation":[192],"via":[193],"more":[194],"accurate":[195],"models":[197],"at":[198],"subsequent":[200],"stage":[201],"flow.":[205]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}