{"id":"https://openalex.org/W1997577116","doi":"https://doi.org/10.1142/s0218126607003800","title":"THEORETICAL AND EXPERIMENTAL EVALUATION OF THE PHASE NOISE BEHAVIOR OF A DUAL-LOOP FREQUENCY SYNTHESIZER FOR 5-GHz WLANs","display_name":"THEORETICAL AND EXPERIMENTAL EVALUATION OF THE PHASE NOISE BEHAVIOR OF A DUAL-LOOP FREQUENCY SYNTHESIZER FOR 5-GHz WLANs","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W1997577116","doi":"https://doi.org/10.1142/s0218126607003800","mag":"1997577116"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126607003800","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126607003800","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044630309","display_name":"Fotis Plessas","orcid":"https://orcid.org/0000-0002-7735-3520"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"FOTIS PLESSAS","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Patras, Rion 26500, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Patras, Rion 26500, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014909547","display_name":"Sofia Vatti","orcid":null},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"SOFIA VATTI","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Patras, Rion 26500, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Patras, Rion 26500, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053727032","display_name":"Grigorios Kalivas","orcid":null},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"GRIGORIOS KALIVAS","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Patras, Rion 26500, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Patras, Rion 26500, Greece","institution_ids":["https://openalex.org/I174878644"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I174878644"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07932062,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"16","issue":"04","first_page":"577","last_page":"588"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7386335134506226},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.7328948974609375},{"id":"https://openalex.org/keywords/dual-loop","display_name":"Dual loop","score":0.6830703020095825},{"id":"https://openalex.org/keywords/spurious-relationship","display_name":"Spurious relationship","score":0.6725461483001709},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.6666852235794067},{"id":"https://openalex.org/keywords/direct-digital-synthesizer","display_name":"Direct digital synthesizer","score":0.6292946338653564},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.5650153756141663},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5402796268463135},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5125896334648132},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.4630579650402069},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.4388732612133026},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.43526026606559753},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3807515501976013},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24858030676841736},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18631413578987122}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7386335134506226},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.7328948974609375},{"id":"https://openalex.org/C2779691726","wikidata":"https://www.wikidata.org/wiki/Q5310214","display_name":"Dual loop","level":3,"score":0.6830703020095825},{"id":"https://openalex.org/C97256817","wikidata":"https://www.wikidata.org/wiki/Q1462316","display_name":"Spurious relationship","level":2,"score":0.6725461483001709},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.6666852235794067},{"id":"https://openalex.org/C166089067","wikidata":"https://www.wikidata.org/wiki/Q1227465","display_name":"Direct digital synthesizer","level":5,"score":0.6292946338653564},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.5650153756141663},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5402796268463135},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5125896334648132},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.4630579650402069},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.4388732612133026},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.43526026606559753},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3807515501976013},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24858030676841736},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18631413578987122},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126607003800","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126607003800","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1590819911","https://openalex.org/W2000068870","https://openalex.org/W2010437213","https://openalex.org/W2045153396","https://openalex.org/W2072192908","https://openalex.org/W2075310429","https://openalex.org/W2077370982","https://openalex.org/W2097626902","https://openalex.org/W2116039425","https://openalex.org/W2121933731","https://openalex.org/W2131877799","https://openalex.org/W2160667575","https://openalex.org/W2160721146","https://openalex.org/W2161457356"],"related_works":["https://openalex.org/W3145870900","https://openalex.org/W2350523680","https://openalex.org/W2353586717","https://openalex.org/W2371350995","https://openalex.org/W2379961307","https://openalex.org/W2374761771","https://openalex.org/W2354027044","https://openalex.org/W2359366503","https://openalex.org/W2351326249","https://openalex.org/W2376421545"],"abstract_inverted_index":{"This":[0,69],"paper":[1],"presents":[2],"the":[3,16,23,27,33,72,75,83,91,106],"analysis":[4],"and":[5,54,77,103],"experimental":[6,80],"evaluation":[7],"of":[8,26,74,82],"a":[9,64,99,119],"modified":[10],"dual-loop":[11,42],"phase-locked":[12],"loop":[13,84],"synthesizer,":[14],"using":[15],"phase":[17,50],"noise":[18],"transfer":[19],"functions":[20],"resulting":[21],"from":[22],"linear":[24],"model":[25],"synthesizer.":[28],"The":[29,86,115],"different":[30],"arrangement":[31],"in":[32,36,90,118],"high-frequency":[34],"loop,":[35],"contrast":[37],"to":[38,62,71,94],"previous":[39],"reported":[40],"series-connected":[41],"topologies,":[43],"offers":[44],"various":[45],"advantages,":[46],"such":[47],"as":[48],"improved":[49],"noise,":[51],"finer":[52],"resolution,":[53],"lower":[55],"spurious":[56],"levels.":[57],"Discrete":[58],"elements":[59],"are":[60],"used":[61],"implement":[63],"prototype":[65,120],"system":[66],"for":[67,79,108,126],"testing.":[68],"adds":[70],"flexibility":[73],"design":[76,116],"allows":[78],"optimization":[81],"trade-offs.":[85],"synthesizer":[87],"generates":[88],"signals":[89],"4850":[92],"MHz":[93,96,101],"5050":[95],"range":[97],"with":[98,121],"10":[100],"resolution":[102],"can":[104],"match":[105],"specifications":[107],"wireless":[109],"LANs":[110],"operating":[111],"at":[112],"5":[113],"GHz.":[114],"resulted":[117],"very":[122],"good":[123],"characteristics":[124],"suitable":[125],"future":[127],"integration.":[128]},"counts_by_year":[],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}