{"id":"https://openalex.org/W2049913894","doi":"https://doi.org/10.1142/s0218126607003678","title":"COMPASES: AN OPTIMIZED DESIGN FOR TESTABILITY SCHEME TO REDUCE THE COST OF TEST APPLICATION USING PARALLEL-SERIAL SCAN DESIGN","display_name":"COMPASES: AN OPTIMIZED DESIGN FOR TESTABILITY SCHEME TO REDUCE THE COST OF TEST APPLICATION USING PARALLEL-SERIAL SCAN DESIGN","publication_year":2007,"publication_date":"2007-06-01","ids":{"openalex":"https://openalex.org/W2049913894","doi":"https://doi.org/10.1142/s0218126607003678","mag":"2049913894"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126607003678","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126607003678","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000377344","display_name":"J.M. Solana","orcid":null},"institutions":[{"id":"https://openalex.org/I13134134","display_name":"Universidad de Cantabria","ror":"https://ror.org/046ffzj20","country_code":"ES","type":"education","lineage":["https://openalex.org/I13134134"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"JOS\u00c9 M. SOLANA","raw_affiliation_strings":["Departamento de Electr\u00f3nica y Computadores, Universidad de Cantabria, 39005-Santander, Spain"],"affiliations":[{"raw_affiliation_string":"Departamento de Electr\u00f3nica y Computadores, Universidad de Cantabria, 39005-Santander, Spain","institution_ids":["https://openalex.org/I13134134"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5000377344"],"corresponding_institution_ids":["https://openalex.org/I13134134"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.08947211,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"16","issue":"03","first_page":"467","last_page":"488"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.8115944862365723},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.7509679794311523},{"id":"https://openalex.org/keywords/boundary-scan","display_name":"Boundary scan","score":0.6844310760498047},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.6779172420501709},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6532299518585205},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.6456236839294434},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6435492038726807},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.5682871341705322},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5352078080177307},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5166007280349731},{"id":"https://openalex.org/keywords/serial-communication","display_name":"Serial communication","score":0.417484849691391},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.4055292010307312},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3712143301963806},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3576720356941223},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.30814632773399353},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.16550087928771973},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.136845201253891},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13485342264175415}],"concepts":[{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.8115944862365723},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.7509679794311523},{"id":"https://openalex.org/C992767","wikidata":"https://www.wikidata.org/wiki/Q895156","display_name":"Boundary scan","level":3,"score":0.6844310760498047},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.6779172420501709},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6532299518585205},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.6456236839294434},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6435492038726807},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.5682871341705322},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5352078080177307},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5166007280349731},{"id":"https://openalex.org/C51707140","wikidata":"https://www.wikidata.org/wiki/Q518280","display_name":"Serial communication","level":2,"score":0.417484849691391},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.4055292010307312},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3712143301963806},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3576720356941223},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.30814632773399353},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.16550087928771973},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.136845201253891},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13485342264175415},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126607003678","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126607003678","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1572634798","https://openalex.org/W1921858215","https://openalex.org/W1964486265","https://openalex.org/W2048179185","https://openalex.org/W2071316512","https://openalex.org/W2134470583","https://openalex.org/W2135422133","https://openalex.org/W2136066342","https://openalex.org/W2140038829","https://openalex.org/W2140768479","https://openalex.org/W2152406824","https://openalex.org/W2154314512","https://openalex.org/W2158036725","https://openalex.org/W2166632412","https://openalex.org/W2167571917","https://openalex.org/W2168885397"],"related_works":["https://openalex.org/W2107525390","https://openalex.org/W2117171289","https://openalex.org/W1852363244","https://openalex.org/W2150046587","https://openalex.org/W2354946480","https://openalex.org/W2164349885","https://openalex.org/W2127184179","https://openalex.org/W2049913894","https://openalex.org/W2080818541","https://openalex.org/W2537616607"],"abstract_inverted_index":{"A":[0,48],"full-scan":[1],"structure":[2,52],"is":[3,39,54,65,140],"described,":[4],"in":[5,98,132],"which":[6,67],"the":[7,13,33,51,63,70,77,82,92,129],"classic":[8],"single":[9,34],"serial":[10,35,78,108,120],"scan-path":[11,36],"and":[12,25,38,56,111],"parallel-in/serial-out":[14],"scan":[15,79,109,121],"(PASE-Scan)":[16],"designs":[17],"coexist.":[18],"It":[19],"requires":[20],"only":[21],"one":[22],"extra":[23],"pin":[24],"a":[26,42,57,117],"small":[27],"hardware":[28],"overhead":[29],"with":[30,41,74,91,103,114,123,136],"respect":[31,75,104,115],"to":[32,76,105,116],"approach,":[37],"compatible":[40],"test":[43,64,71,99,122],"scheme":[44,131],"of":[45,101,112,128],"this":[46],"type.":[47],"method":[49],"for":[50,61,85],"design":[53],"outlined":[55],"structure-oriented":[58],"optimized":[59],"procedure":[60],"obtaining":[62],"proposed":[66],"considerably":[68],"reduces":[69],"application":[72],"cost":[73],"case,":[80],"improving":[81],"previous":[83],"results":[84],"parallel-serial":[86],"designs.":[87],"The":[88,126],"experiments":[89],"performed":[90],"ISCAS89":[93],"benchmarks":[94],"show":[95],"average":[96],"reductions":[97],"length":[100],"60.6%":[102],"its":[106],"full":[107,119],"counterpart":[110],"58.7%,":[113],"conventional":[118],"normal":[124],"compaction.":[125],"advantage":[127],"COMPASES":[130],"testing":[133],"some":[134],"circuits":[135],"multiple":[137],"PASE-Scan":[138],"structures":[139],"also":[141],"outlined.":[142]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}