{"id":"https://openalex.org/W2064836476","doi":"https://doi.org/10.1142/s0218126607003654","title":"MODIFIED CONDITIONAL-PRECHARGE SENSE-AMPLIFIER-BASED FLIP-FLOP WITH IMPROVED SPEED","display_name":"MODIFIED CONDITIONAL-PRECHARGE SENSE-AMPLIFIER-BASED FLIP-FLOP WITH IMPROVED SPEED","publication_year":2007,"publication_date":"2007-04-01","ids":{"openalex":"https://openalex.org/W2064836476","doi":"https://doi.org/10.1142/s0218126607003654","mag":"2064836476"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126607003654","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126607003654","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063901096","display_name":"Fei Qiao","orcid":"https://orcid.org/0000-0002-5054-9590"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"FEI QIAO","raw_affiliation_strings":["NICS Group, Department of Electronic Engineering, Tsinghua University, 9#310, East Main Building, Beijing 100084, P. R. China"],"affiliations":[{"raw_affiliation_string":"NICS Group, Department of Electronic Engineering, Tsinghua University, 9#310, East Main Building, Beijing 100084, P. R. China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023755254","display_name":"Huazhong Yang","orcid":"https://orcid.org/0000-0003-2421-353X"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"HUAZHONG YANG","raw_affiliation_strings":["NICS Group, Department of Electronic Engineering, Tsinghua University, 9#310, East Main Building, Beijing 100084, P. R. China"],"affiliations":[{"raw_affiliation_string":"NICS Group, Department of Electronic Engineering, Tsinghua University, 9#310, East Main Building, Beijing 100084, P. R. China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078765373","display_name":"Dingli Wei","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"DINGLI WEI","raw_affiliation_strings":["NICS Group, Department of Electronic Engineering, Tsinghua University, 9#310, East Main Building, Beijing 100084, P. R. China"],"affiliations":[{"raw_affiliation_string":"NICS Group, Department of Electronic Engineering, Tsinghua University, 9#310, East Main Building, Beijing 100084, P. R. China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100460768","display_name":"Hui Wang","orcid":"https://orcid.org/0000-0002-3394-1531"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"HUI WANG","raw_affiliation_strings":["NICS Group, Department of Electronic Engineering, Tsinghua University, 9#310, East Main Building, Beijing 100084, P. R. China"],"affiliations":[{"raw_affiliation_string":"NICS Group, Department of Electronic Engineering, Tsinghua University, 9#310, East Main Building, Beijing 100084, P. R. China","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5063901096"],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.11830529,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"16","issue":"02","first_page":"199","last_page":"210"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.8109842538833618},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.7631881237030029},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6564982533454895},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.5677496194839478},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.5629802942276001},{"id":"https://openalex.org/keywords/sense","display_name":"Sense (electronics)","score":0.5489776134490967},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.5376248359680176},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4910738468170166},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.47388404607772827},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.42692604660987854},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.36125847697257996},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34630101919174194},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3293432891368866},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2721329927444458},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.2509762644767761},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.17861536145210266},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.16018223762512207},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.15137162804603577},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.147555410861969},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13487812876701355},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.13056188821792603},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.0852251946926117}],"concepts":[{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.8109842538833618},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.7631881237030029},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6564982533454895},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.5677496194839478},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.5629802942276001},{"id":"https://openalex.org/C143141573","wikidata":"https://www.wikidata.org/wiki/Q7450971","display_name":"Sense (electronics)","level":2,"score":0.5489776134490967},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.5376248359680176},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4910738468170166},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.47388404607772827},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.42692604660987854},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.36125847697257996},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34630101919174194},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3293432891368866},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2721329927444458},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.2509762644767761},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17861536145210266},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.16018223762512207},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.15137162804603577},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.147555410861969},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13487812876701355},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.13056188821792603},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0852251946926117},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126607003654","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126607003654","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7099999785423279}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1608738129","https://openalex.org/W2052273370","https://openalex.org/W2067324454","https://openalex.org/W2109195618","https://openalex.org/W2139225002","https://openalex.org/W2169263481","https://openalex.org/W2170265438"],"related_works":["https://openalex.org/W2029990318","https://openalex.org/W2601845499","https://openalex.org/W2117344730","https://openalex.org/W2981473605","https://openalex.org/W4231592364","https://openalex.org/W2264198644","https://openalex.org/W3024792827","https://openalex.org/W1976130743","https://openalex.org/W4387758151","https://openalex.org/W2064836476"],"abstract_inverted_index":{"A":[0],"modified":[1],"version":[2],"of":[3,54,89,95],"conditional-precharge":[4,27,57],"sense-amplifier-based":[5,58],"flip-flop":[6],"(mCP-SAFF)":[7],"is":[8,104],"proposed.":[9],"By":[10],"using":[11],"the":[12,26,31,34,55,66,70,102,107],"differential":[13],"clocked":[14],"CMOS":[15],"(C":[16],"2":[17],"MOS)":[18],"latch":[19],"with":[20,69,110],"one":[21],"shared":[22],"output":[23,43],"holder":[24],"and":[25,47,83,93],"modules":[28],"to":[29,42,87,106,112],"simplify":[30],"sense-amplifier":[32],"latch,":[33],"mCP-SAFF":[35,103],"can":[36],"achieve":[37],"a":[38],"much":[39],"shorter":[40],"input":[41],"delay":[44],"(D-to-Q":[45],"delay)":[46],"more":[48],"symmetrical":[49],"rising/falling":[50],"delays":[51],"than":[52],"those":[53],"original":[56],"flip-flops":[59],"(CP-SAFF).":[60],"Post-layout":[61],"simulation":[62],"results":[63],"show":[64],"that":[65],"mCP-SAFF,":[67],"compared":[68],"widely":[71],"used":[72],"conventional":[73],"DFF,":[74],"does":[75],"not":[76],"suffer":[77],"neither":[78],"timing":[79],"nor":[80],"area":[81],"penalties":[82],"have":[84],"achieved":[85],"up":[86],"34%":[88],"power":[90],"reduction":[91,98],"ratio":[92],"33%":[94],"power-delay-product":[96],"(PDP)":[97],"ratio,":[99],"respectively.":[100],"And":[101],"comparable":[105],"prevailing":[108],"DFFs":[109],"regard":[111],"noise":[113],"immunity":[114],"performance.":[115]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}