{"id":"https://openalex.org/W1964182704","doi":"https://doi.org/10.1142/s0218126607003563","title":"NOISE-AWARE SPLIT-PATH DOMINO LOGIC AND ITS CLOCK DELAYING SCHEME","display_name":"NOISE-AWARE SPLIT-PATH DOMINO LOGIC AND ITS CLOCK DELAYING SCHEME","publication_year":2007,"publication_date":"2007-02-01","ids":{"openalex":"https://openalex.org/W1964182704","doi":"https://doi.org/10.1142/s0218126607003563","mag":"1964182704"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126607003563","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126607003563","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044168214","display_name":"Dongkyu Park","orcid":null},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"DONGKYU PARK","raw_affiliation_strings":["Department of Electronics and Computer Engineering, Korea University, 5-1 Anam-Dong, Seongbuk-Gu, Seoul, 136-713, Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Computer Engineering, Korea University, 5-1 Anam-Dong, Seongbuk-Gu, Seoul, 136-713, Korea","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102136245","display_name":"Seok-Soo Yoon","orcid":null},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"SEOKSOO YOON","raw_affiliation_strings":["Department of Electronics and Computer Engineering, Korea University, 5-1 Anam-Dong, Seongbuk-Gu, Seoul, 136-713, Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Computer Engineering, Korea University, 5-1 Anam-Dong, Seongbuk-Gu, Seoul, 136-713, Korea","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014357981","display_name":"Inhwa Jung","orcid":"https://orcid.org/0000-0002-0235-7383"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"INHWA JUNG","raw_affiliation_strings":["Department of Electronics and Computer Engineering, Korea University, 5-1 Anam-Dong, Seongbuk-Gu, Seoul, 136-713, Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Computer Engineering, Korea University, 5-1 Anam-Dong, Seongbuk-Gu, Seoul, 136-713, Korea","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100777100","display_name":"Chulwoo Kim","orcid":"https://orcid.org/0000-0003-4379-7905"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"CHULWOO KIM","raw_affiliation_strings":["Department of Electronics and Computer Engineering, Korea University, 5-1 Anam-Dong, Seongbuk-Gu, Seoul, 136-713, Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Computer Engineering, Korea University, 5-1 Anam-Dong, Seongbuk-Gu, Seoul, 136-713, Korea","institution_ids":["https://openalex.org/I197347611"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5044168214"],"corresponding_institution_ids":["https://openalex.org/I197347611"],"apc_list":null,"apc_paid":null,"fwci":1.0537,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.76896457,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"16","issue":"01","first_page":"139","last_page":"154"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.9313851594924927},{"id":"https://openalex.org/keywords/domino","display_name":"Domino","score":0.728094220161438},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.6431596875190735},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.6185311079025269},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.6146408915519714},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.5944671034812927},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5941154956817627},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5510650873184204},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4914292097091675},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4781695008277893},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.4670962691307068},{"id":"https://openalex.org/keywords/dynamic-logic","display_name":"Dynamic logic (digital electronics)","score":0.46075233817100525},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3978726267814636},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.34432780742645264},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2793039083480835},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.27602419257164},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2687312960624695},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24900934100151062},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.22451788187026978}],"concepts":[{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.9313851594924927},{"id":"https://openalex.org/C2776416436","wikidata":"https://www.wikidata.org/wiki/Q3751781","display_name":"Domino","level":3,"score":0.728094220161438},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.6431596875190735},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.6185311079025269},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.6146408915519714},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.5944671034812927},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5941154956817627},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5510650873184204},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4914292097091675},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4781695008277893},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.4670962691307068},{"id":"https://openalex.org/C2777796570","wikidata":"https://www.wikidata.org/wiki/Q2351326","display_name":"Dynamic logic (digital electronics)","level":4,"score":0.46075233817100525},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3978726267814636},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.34432780742645264},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2793039083480835},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.27602419257164},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2687312960624695},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24900934100151062},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.22451788187026978},{"id":"https://openalex.org/C161790260","wikidata":"https://www.wikidata.org/wiki/Q82264","display_name":"Catalysis","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126607003563","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126607003563","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8299999833106995,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320327953","display_name":"Ministry of Education and Human Resources Development","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2122846829","https://openalex.org/W2164116828","https://openalex.org/W2164207459","https://openalex.org/W2168543008","https://openalex.org/W4243164749"],"related_works":["https://openalex.org/W2991771859","https://openalex.org/W2155174752","https://openalex.org/W2171918386","https://openalex.org/W3042080464","https://openalex.org/W2158157809","https://openalex.org/W2118487491","https://openalex.org/W3122224509","https://openalex.org/W321873635","https://openalex.org/W2136656113","https://openalex.org/W21585740"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"an":[3,121],"improved":[4,70],"domino":[5,16,40,59,81,100,114,151,158],"logic":[6,17,36,41,60,82,88,101,152,159],"using":[7,146,183],"split-path":[8],"(SP)":[9],"and":[10,138,154],"revised":[11],"clock-delaying":[12],"(CD)":[13],"scheme.":[14],"SP":[15,39,58,80,150],"is":[18,62,118,125,187],"a":[19,193],"high-speed":[20],"operation":[21],"because":[22],"it":[23],"ameliorates":[24],"the":[25,30,43,57,69,86,90,98,104,113,129,135,147,155,165,169,176,180,184],"charge-sharing":[26],"problem":[27],"by":[28],"splitting":[29],"stacked":[31],"NMOS":[32],"transistors":[33],"used":[34],"for":[35,56],"evaluation.":[37],"Additionally,":[38],"removes":[42],"use":[44],"of":[45,79,112,168,179,190],"signal":[46],"ordering.":[47],"Dual":[48],"threshold":[49],"voltage":[50],"(V":[51],"t":[52],")":[53],"assignment":[54],"methodology":[55,117],"circuit":[61,83,186],"also":[63],"proposed":[64,87,126,148,170,185],"in":[65,192],"order":[66],"to":[67,94,97,127,133,163],"provide":[68],"performance":[71,91,110,166],"with":[72],"low":[73],"power-consumption":[74],"overhead.":[75],"Our":[76],"experimental":[77],"results":[78,173],"show":[84,174],"that":[85,175],"provides":[89],"improvement":[92],"up":[93],"15%":[95],"compared":[96],"conventional":[99,156],"circuit,":[102],"under":[103],"same":[105],"noise":[106],"conditions.":[107],"For":[108],"further":[109],"enhancement":[111,167],"logic,":[115],"CD":[116,149,157],"applied.":[119],"Moreover,":[120],"optimized":[122],"delay":[123,178],"cell":[124],"reduce":[128],"clock-delay":[130],"overhead":[131],"required":[132],"compensate":[134],"process,":[136],"voltage,":[137],"temperature":[139],"(PVT)":[140],"variations.":[141],"32-b":[142,181],"Han\u2013Carlson":[143],"prefix":[144],"adders":[145],"circuits":[153,160],"were":[161],"designed":[162],"verify":[164],"circuit.":[171],"Simulation":[172],"total":[177],"adder":[182],"454":[188],"ps":[189],"5.47FO4":[191],"0.18-\u03bcm":[194],"CMOS":[195],"process.":[196]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}