{"id":"https://openalex.org/W1970572774","doi":"https://doi.org/10.1142/s0218126607003551","title":"SELF-TIMED ARCHITECTURE FOR MASKED SUCCESSIVE APPROXIMATION ANALOG-TO-DIGITAL CONVERSION","display_name":"SELF-TIMED ARCHITECTURE FOR MASKED SUCCESSIVE APPROXIMATION ANALOG-TO-DIGITAL CONVERSION","publication_year":2007,"publication_date":"2007-02-01","ids":{"openalex":"https://openalex.org/W1970572774","doi":"https://doi.org/10.1142/s0218126607003551","mag":"1970572774"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126607003551","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126607003551","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://stars.library.ucf.edu/facultybib2000/7313","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110802100","display_name":"Ta\u015fk\u0131n Ko\u00e7ak","orcid":null},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"TASKIN KOCAK","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, University of Central Florida, Orlando, Florida 32816-2450, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, University of Central Florida, Orlando, Florida 32816-2450, USA","institution_ids":["https://openalex.org/I106165777"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006065817","display_name":"George R. Harris","orcid":null},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"GEORGE R. HARRIS","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, University of Central Florida, Orlando, Florida 32816-2450, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, University of Central Florida, Orlando, Florida 32816-2450, USA","institution_ids":["https://openalex.org/I106165777"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069017725","display_name":"Ronald F. DeMara","orcid":"https://orcid.org/0000-0001-6864-7255"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"RONALD F. DEMARA","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, University of Central Florida, Orlando, Florida 32816-2450, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, University of Central Florida, Orlando, Florida 32816-2450, USA","institution_ids":["https://openalex.org/I106165777"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5110802100"],"corresponding_institution_ids":["https://openalex.org/I106165777"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.07829228,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"16","issue":"01","first_page":"1","last_page":"14"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7157578468322754},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6540926694869995},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.6148477792739868},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.48798054456710815},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4709789752960205},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4667665660381317},{"id":"https://openalex.org/keywords/analog-to-digital-converter","display_name":"Analog-to-digital converter","score":0.46209779381752014},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4507826864719391},{"id":"https://openalex.org/keywords/resolution","display_name":"Resolution (logic)","score":0.41773509979248047},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17724692821502686},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.12780910730361938},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12144064903259277},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.08677756786346436},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08439293503761292}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7157578468322754},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6540926694869995},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.6148477792739868},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.48798054456710815},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4709789752960205},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4667665660381317},{"id":"https://openalex.org/C2777271169","wikidata":"https://www.wikidata.org/wiki/Q190169","display_name":"Analog-to-digital converter","level":3,"score":0.46209779381752014},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4507826864719391},{"id":"https://openalex.org/C138268822","wikidata":"https://www.wikidata.org/wiki/Q1051925","display_name":"Resolution (logic)","level":2,"score":0.41773509979248047},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17724692821502686},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.12780910730361938},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12144064903259277},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.08677756786346436},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08439293503761292},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.1142/s0218126607003551","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126607003551","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},{"id":"pmh:oai:research-information.bris.ac.uk:openaire_cris_publications/4f33bc00-061e-43b1-9ed6-c6eb8a411621","is_oa":false,"landing_page_url":"https://research-information.bris.ac.uk/en/publications/4f33bc00-061e-43b1-9ed6-c6eb8a411621","pdf_url":null,"source":{"id":"https://openalex.org/S4306400895","display_name":"Bristol Research (University of Bristol)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I36234482","host_organization_name":"University of Bristol","host_organization_lineage":["https://openalex.org/I36234482"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Kocak, T, Harris, GR & DeMara, R 2007, 'Self-timed architecture for masked successive approximation analog-to-digital conversion', Journal of Circuits, Systems and Computers, vol. 16 (1), pp. 1 - 14. https://doi.org/10.1142/S0218126607003551","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:stars.library.ucf.edu:facultybib2000-8312","is_oa":true,"landing_page_url":"https://stars.library.ucf.edu/facultybib2000/7313","pdf_url":null,"source":{"id":"https://openalex.org/S4210172555","display_name":"Journal of International Crisis and Risk Communication Research","issn_l":"2576-0017","issn":["2576-0017","2576-0025"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Faculty Bibliography 2000s","raw_type":"text"},{"id":"pmh:oai:stars.library.ucf.edu:scopus2000-7912","is_oa":true,"landing_page_url":"https://stars.library.ucf.edu/scopus2000/6913","pdf_url":null,"source":{"id":"https://openalex.org/S4210172555","display_name":"Journal of International Crisis and Risk Communication Research","issn_l":"2576-0017","issn":["2576-0017","2576-0025"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Scopus Export 2000s","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.60.4424","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.60.4424","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://cal.ucf.edu/demara/../journal/j_kocak_harris_mm_05.pdf","raw_type":"text"}],"best_oa_location":{"id":"pmh:oai:stars.library.ucf.edu:facultybib2000-8312","is_oa":true,"landing_page_url":"https://stars.library.ucf.edu/facultybib2000/7313","pdf_url":null,"source":{"id":"https://openalex.org/S4210172555","display_name":"Journal of International Crisis and Risk Communication Research","issn_l":"2576-0017","issn":["2576-0017","2576-0025"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Faculty Bibliography 2000s","raw_type":"text"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1489356747","https://openalex.org/W1504939165","https://openalex.org/W1603251990","https://openalex.org/W1942342255","https://openalex.org/W1992723344","https://openalex.org/W2033724727","https://openalex.org/W2034254422","https://openalex.org/W2046936001","https://openalex.org/W2058336304","https://openalex.org/W2095593696","https://openalex.org/W2108432348","https://openalex.org/W2117299791","https://openalex.org/W2128000312","https://openalex.org/W2140591466","https://openalex.org/W2165411169","https://openalex.org/W2167775755","https://openalex.org/W2283483828","https://openalex.org/W2487142227","https://openalex.org/W2970906998","https://openalex.org/W3179088498","https://openalex.org/W4231905827"],"related_works":["https://openalex.org/W2759986866","https://openalex.org/W2560692232","https://openalex.org/W2316679782","https://openalex.org/W2551040039","https://openalex.org/W2260965739","https://openalex.org/W3152894281","https://openalex.org/W3027656099","https://openalex.org/W3170226631","https://openalex.org/W2489339234","https://openalex.org/W2762152268"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,29],"novel":[4],"architecture":[5,39],"for":[6,57],"self-timed":[7],"analog-to-digital":[8,22],"conversion":[9],"is":[10],"presented":[11],"and":[12,28,72],"designed":[13],"using":[14],"the":[15,48,66,81],"NULL":[16],"Convention":[17],"Logic":[18],"(NCL)":[19],"paradigm.":[20],"This":[21],"converter":[23],"(ADC)":[24],"employs":[25],"successive":[26],"approximation":[27],"one-hot":[30,49],"encoded":[31,50],"masking":[32],"technique":[33],"to":[34,42,52],"digitize":[35],"analog":[36],"signals.":[37],"The":[38,62],"scales":[40],"readily":[41],"any":[43],"given":[44],"resolution":[45],"by":[46],"utilizing":[47],"scheme":[51],"permit":[53],"identical":[54],"logical":[55],"components":[56],"each":[58],"bit":[59],"of":[60,65],"resolution.":[61],"four-bit":[63],"configuration":[64],"proposed":[67],"design":[68],"has":[69],"been":[70],"implemented":[71],"assessed":[73],"via":[74],"simulation":[75],"in":[76],"0.18-\u03bcm":[77],"CMOS":[78],"technology.":[79],"Furthermore,":[80],"ADC":[82],"may":[83],"be":[84],"interfaced":[85],"with":[86],"either":[87],"synchronous":[88],"or":[89],"four-phase":[90],"asynchronous":[91],"digital":[92],"systems.":[93]},"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}