{"id":"https://openalex.org/W2125319116","doi":"https://doi.org/10.1142/s0218126607003472","title":"SPTPL: A NEW PULSED LATCH TYPE FLIP-FLOP IN HIGH-PERFORMANCE SYSTEM-ON-A-CHIP (SoC)","display_name":"SPTPL: A NEW PULSED LATCH TYPE FLIP-FLOP IN HIGH-PERFORMANCE SYSTEM-ON-A-CHIP (SoC)","publication_year":2007,"publication_date":"2007-04-01","ids":{"openalex":"https://openalex.org/W2125319116","doi":"https://doi.org/10.1142/s0218126607003472","mag":"2125319116"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126607003472","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126607003472","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014357981","display_name":"Inhwa Jung","orcid":"https://orcid.org/0000-0002-0235-7383"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"INHWA JUNG","raw_affiliation_strings":["Department of Electronics and Computer Engineering, Korea University, 5-1 Anam-Dong, Seongbuk-Gu, Seoul, 136-713, Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Computer Engineering, Korea University, 5-1 Anam-Dong, Seongbuk-Gu, Seoul, 136-713, Korea","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001801653","display_name":"Moo-Young Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"MOO-YOUNG KIM","raw_affiliation_strings":["Department of Electronics and Computer Engineering, Korea University, 5-1 Anam-Dong, Seongbuk-Gu, Seoul, 136-713, Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Computer Engineering, Korea University, 5-1 Anam-Dong, Seongbuk-Gu, Seoul, 136-713, Korea","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100777100","display_name":"Chulwoo Kim","orcid":"https://orcid.org/0000-0003-4379-7905"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"CHULWOO KIM","raw_affiliation_strings":["Department of Electronics and Computer Engineering, Korea University, 5-1 Anam-Dong, Seongbuk-Gu, Seoul, 136-713, Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Computer Engineering, Korea University, 5-1 Anam-Dong, Seongbuk-Gu, Seoul, 136-713, Korea","institution_ids":["https://openalex.org/I197347611"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5014357981"],"corresponding_institution_ids":["https://openalex.org/I197347611"],"apc_list":null,"apc_paid":null,"fwci":0.3512,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.66659063,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"16","issue":"02","first_page":"169","last_page":"179"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.6811133623123169},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6184800863265991},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.5594338774681091},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4926217198371887},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4662078320980072},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.4633859097957611},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.44565486907958984},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4408813416957855},{"id":"https://openalex.org/keywords/flip-chip","display_name":"Flip chip","score":0.41556066274642944},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.40243959426879883},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35147321224212646},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3392343521118164},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3130369484424591},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2912731468677521},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.2565039396286011},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.2244451642036438},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.21473470330238342},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.10042694211006165},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.0819578468799591}],"concepts":[{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.6811133623123169},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6184800863265991},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.5594338774681091},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4926217198371887},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4662078320980072},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.4633859097957611},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.44565486907958984},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4408813416957855},{"id":"https://openalex.org/C79072407","wikidata":"https://www.wikidata.org/wiki/Q432439","display_name":"Flip chip","level":4,"score":0.41556066274642944},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.40243959426879883},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35147321224212646},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3392343521118164},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3130369484424591},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2912731468677521},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.2565039396286011},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.2244451642036438},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.21473470330238342},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.10042694211006165},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0819578468799591},{"id":"https://openalex.org/C68928338","wikidata":"https://www.wikidata.org/wiki/Q131790","display_name":"Adhesive","level":3,"score":0.0},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126607003472","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126607003472","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320314546","display_name":"Canadian Pulmonary Fibrosis Foundation","ror":null},{"id":"https://openalex.org/F4320327953","display_name":"Ministry of Education and Human Resources Development","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1565903049","https://openalex.org/W1776668917","https://openalex.org/W1899064893","https://openalex.org/W2009747984","https://openalex.org/W2108523123","https://openalex.org/W2109195618","https://openalex.org/W2111880608","https://openalex.org/W2113092930","https://openalex.org/W2113138823","https://openalex.org/W2122032618","https://openalex.org/W2127639550","https://openalex.org/W2137616964","https://openalex.org/W2138274593","https://openalex.org/W2142766971","https://openalex.org/W2148201816","https://openalex.org/W2150547314","https://openalex.org/W2151254061","https://openalex.org/W2170265438","https://openalex.org/W2172290836","https://openalex.org/W2787995271","https://openalex.org/W2788702736","https://openalex.org/W2788994943","https://openalex.org/W2790915529","https://openalex.org/W3142563463"],"related_works":["https://openalex.org/W2262031297","https://openalex.org/W2733322820","https://openalex.org/W2020161494","https://openalex.org/W2045056374","https://openalex.org/W2298981088","https://openalex.org/W4366088550","https://openalex.org/W3146405994","https://openalex.org/W3170157661","https://openalex.org/W1997153273","https://openalex.org/W2051658160"],"abstract_inverted_index":{"In":[0,28,109],"many":[1],"VLSI":[2],"chips,":[3],"the":[4,8,20,29,64],"power":[5,26,40,61,80],"dissipation":[6],"of":[7,23],"clocking":[9],"system":[10],"that":[11],"includes":[12],"clock":[13,45,65,69],"distribution":[14],"network":[15],"and":[16,47,71,119],"flip-flops":[17,70,73,97,113],"is":[18,34,126],"often":[19],"largest":[21],"portion":[22,33],"total":[24,38],"chip":[25,39],"consumption.":[27],"near":[30],"future,":[31],"this":[32,110],"likely":[35],"to":[36,43,59,78,104,142,145],"dominate":[37],"consumption":[41,62,81],"due":[42],"higher":[44],"frequency":[46],"deeper":[48],"pipeline":[49],"design":[50],"trend.":[51],"Traditionally,":[52],"two":[53],"approaches":[54],"have":[55,74,90],"been":[56,75,91],"used:":[57],"(1)":[58],"reduce":[60,79,105],"in":[63,82,100],"tree,":[66],"several":[67,101],"low-swing":[68],"double-edge":[72],"introduced;":[76],"(2)":[77],"flip-flops,":[83],"conditional":[84],"capture,":[85],"clock-on-demand,":[86],"data-transition":[87],"look-ahead":[88],"techniques":[89],"developed.":[92],"Recently,":[93],"pulsed":[94,134],"latch":[95,135],"type":[96],"are":[98,114],"introduced":[99],"high-performance":[102],"microprocessors":[103],"E":[106,137],"\u00d7":[107,138],"D.":[108],"paper,":[111],"these":[112],"described":[115,127],"with":[116,129],"their":[117],"pros":[118],"cons.":[120],"Then,":[121],"a":[122],"new":[123],"circuit":[124],"technique":[125],"along":[128],"simulation":[130],"results.":[131],"The":[132],"proposed":[133],"reduces":[136],"D":[139],"by":[140],"82.6%":[141],"95.4%":[143],"compared":[144],"conventional":[146],"flip-flops.":[147]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}