{"id":"https://openalex.org/W2055264929","doi":"https://doi.org/10.1142/s0218126606002952","title":"ON THE REDUCTION OF INTERCONNECT EFFECTS IN DEEP SUBMICRON IMPLEMENTATIONS OF DIGITAL MULTIPLICATION ARCHITECTURES","display_name":"ON THE REDUCTION OF INTERCONNECT EFFECTS IN DEEP SUBMICRON IMPLEMENTATIONS OF DIGITAL MULTIPLICATION ARCHITECTURES","publication_year":2006,"publication_date":"2006-02-01","ids":{"openalex":"https://openalex.org/W2055264929","doi":"https://doi.org/10.1142/s0218126606002952","mag":"2055264929"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126606002952","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126606002952","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056722894","display_name":"P. Mokrian","orcid":null},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"PEDRAM MOKRIAN","raw_affiliation_strings":["Research Centre for Integrated Microsystems, University of Windsor, Ontario, Canada N9B 3P4, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Research Centre for Integrated Microsystems, University of Windsor, Ontario, Canada N9B 3P4, Canada","institution_ids":["https://openalex.org/I74413500"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035412745","display_name":"Majid Ahmadi","orcid":"https://orcid.org/0000-0001-5781-6754"},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"MAJID AHMADI","raw_affiliation_strings":["Research Centre for Integrated Microsystems, University of Windsor, Ontario, Canada N9B 3P4, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Research Centre for Integrated Microsystems, University of Windsor, Ontario, Canada N9B 3P4, Canada","institution_ids":["https://openalex.org/I74413500"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007393900","display_name":"G.A. Jullien","orcid":"https://orcid.org/0009-0009-0911-2926"},"institutions":[{"id":"https://openalex.org/I168635309","display_name":"University of Calgary","ror":"https://ror.org/03yjb2x39","country_code":"CA","type":"education","lineage":["https://openalex.org/I168635309"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"GRAHAM JULLIEN","raw_affiliation_strings":["ATIPS Laboratory, University of Calgary, Alberta, Canada T2N 1N4, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ATIPS Laboratory, University of Calgary, Alberta, Canada T2N 1N4, Canada","institution_ids":["https://openalex.org/I168635309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3115,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.64311904,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"15","issue":"01","first_page":"83","last_page":"106"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6968327760696411},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6333081722259521},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.5896733999252319},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.5576067566871643},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4861392676830292},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.48485100269317627},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4512929916381836},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.41597163677215576},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4079415798187256},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3222039043903351},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12301832437515259},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11639145016670227}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6968327760696411},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6333081722259521},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.5896733999252319},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.5576067566871643},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4861392676830292},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.48485100269317627},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4512929916381836},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.41597163677215576},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4079415798187256},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3222039043903351},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12301832437515259},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11639145016670227},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126606002952","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126606002952","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320310709","display_name":"CMC Microsystems","ror":"https://ror.org/03k70ea39"},{"id":"https://openalex.org/F4320321851","display_name":"Fudan University","ror":"https://ror.org/013q1eq08"},{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":42,"referenced_works":["https://openalex.org/W411533745","https://openalex.org/W1486312278","https://openalex.org/W1517950911","https://openalex.org/W1573594083","https://openalex.org/W1604826642","https://openalex.org/W1649758727","https://openalex.org/W1892250912","https://openalex.org/W1957012439","https://openalex.org/W1966219024","https://openalex.org/W1967085546","https://openalex.org/W1983849809","https://openalex.org/W1989353135","https://openalex.org/W2027372483","https://openalex.org/W2090178447","https://openalex.org/W2096754679","https://openalex.org/W2102081731","https://openalex.org/W2104449965","https://openalex.org/W2109046513","https://openalex.org/W2110586432","https://openalex.org/W2112312763","https://openalex.org/W2113059897","https://openalex.org/W2116650588","https://openalex.org/W2126496829","https://openalex.org/W2128027813","https://openalex.org/W2134057254","https://openalex.org/W2136728320","https://openalex.org/W2138031427","https://openalex.org/W2141697220","https://openalex.org/W2142418069","https://openalex.org/W2144933657","https://openalex.org/W2152484003","https://openalex.org/W2152503409","https://openalex.org/W2154098113","https://openalex.org/W2155006335","https://openalex.org/W2155583098","https://openalex.org/W2159552109","https://openalex.org/W2163024538","https://openalex.org/W2167478831","https://openalex.org/W2171347752","https://openalex.org/W2171825402","https://openalex.org/W2997462554","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2357657342","https://openalex.org/W2153432761","https://openalex.org/W1580144672","https://openalex.org/W2152623100","https://openalex.org/W2142042635","https://openalex.org/W2103296973","https://openalex.org/W1988127757","https://openalex.org/W2165832238","https://openalex.org/W4250547108","https://openalex.org/W1859124475"],"abstract_inverted_index":{"The":[0],"conventional":[1],"trend":[2],"in":[3,12,15,74,93,108,161],"algorithm":[4,145],"implementation":[5],"has":[6],"been":[7],"the":[8,19,44,61,75,83,94,144,155],"reliance":[9],"on":[10,101],"advancements":[11],"process":[13],"technology":[14,34],"order":[16,109],"to":[17,71,91,110,133,146],"satisfy":[18],"ever-increasing":[20],"demand":[21],"for":[22,138,167],"high-speed":[23],"and":[24,28,51,67,97],"low":[25],"power":[26],"processors,":[27],"computational":[29],"systems.":[30],"As":[31],"current":[32],"device":[33,39,45],"approaches":[35],"sub-100":[36],"nm":[37],"minimum":[38],"size,":[40],"not":[41],"only":[42],"does":[43],"geometry":[46],"decrease,":[47],"but":[48],"switching":[49],"times":[50],"operating":[52],"voltages":[53],"also":[54],"scale":[55],"down.":[56],"These":[57],"gains":[58],"come":[59],"at":[60],"expense":[62],"of":[63,113,125,154],"increased":[64],"layout":[65],"complexity,":[66],"a":[68,126,148],"greater":[69],"susceptibility":[70],"parasitic":[72],"effects":[73],"interconnections.":[76],"In":[77],"this":[78],"paper":[79],"we":[80,98,120],"briefly":[81],"overview":[82],"challenges":[84],"that":[85,151],"digital":[86,127],"arithmetic":[87],"designers":[88],"will":[89,121],"have":[90],"face":[92],"imminent":[95],"future,":[96],"provide":[99],"suggestions":[100],"algorithmic":[102],"measures":[103],"which":[104,130],"may":[105],"be":[106],"taken":[107],"overcome":[111],"some":[112],"these":[114],"challenges.":[115],"To":[116],"illustrate":[117],"our":[118,163],"point,":[119],"present":[122],"an":[123],"analysis":[124],"multiplication":[128],"algorithm,":[129],"is":[131],"predicted":[132],"outperform":[134],"currently":[135],"preferred":[136],"architectures":[137],"future":[139],"technologies.":[140],"We":[141],"then":[142],"apply":[143],"form":[147],"multiplier":[149],"architecture":[150,165],"alleviates":[152],"many":[153],"problems":[156],"associated":[157],"with":[158],"interconnect":[159],"scaling;":[160],"addition,":[162],"new":[164],"allows":[166],"simple":[168],"variable":[169],"precision":[170],"reconfiguration.":[171]},"counts_by_year":[],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}