{"id":"https://openalex.org/W2073917311","doi":"https://doi.org/10.1142/s0218126605002775","title":"A FPGA-BASED PARAMETRIZABLE SYSTEM FOR HIGH-RESOLUTION FREQUENCY-DOMAIN IMAGE FILTERING","display_name":"A FPGA-BASED PARAMETRIZABLE SYSTEM FOR HIGH-RESOLUTION FREQUENCY-DOMAIN IMAGE FILTERING","publication_year":2005,"publication_date":"2005-10-01","ids":{"openalex":"https://openalex.org/W2073917311","doi":"https://doi.org/10.1142/s0218126605002775","mag":"2073917311"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126605002775","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126605002775","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103723919","display_name":"Isa Uzun","orcid":null},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"ISA SERVAN UZUN","raw_affiliation_strings":["Institute of Electronics, Communications and Information Technology, The Queen's University of Belfast, Northern Ireland Science Park, Belfast, BT3 9DT, UK","School of Electronics, Electrical Engineering and Computer Science, The Queen's University of Belfast, Belfast, BT7 1NN, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Electronics, Communications and Information Technology, The Queen's University of Belfast, Northern Ireland Science Park, Belfast, BT3 9DT, UK","institution_ids":["https://openalex.org/I126231945"]},{"raw_affiliation_string":"School of Electronics, Electrical Engineering and Computer Science, The Queen's University of Belfast, Belfast, BT7 1NN, UK","institution_ids":["https://openalex.org/I126231945"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042805664","display_name":"Abbes Amira","orcid":"https://orcid.org/0000-0003-1652-0492"},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"ABBES AMIRA","raw_affiliation_strings":["Institute of Electronics, Communications and Information Technology, The Queen's University of Belfast, Northern Ireland Science Park, Belfast, BT3 9DT, UK","School of Electronics, Electrical Engineering and Computer Science, The Queen's University of Belfast, Belfast, BT7 1NN, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Electronics, Communications and Information Technology, The Queen's University of Belfast, Northern Ireland Science Park, Belfast, BT3 9DT, UK","institution_ids":["https://openalex.org/I126231945"]},{"raw_affiliation_string":"School of Electronics, Electrical Engineering and Computer Science, The Queen's University of Belfast, Belfast, BT7 1NN, UK","institution_ids":["https://openalex.org/I126231945"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I126231945"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.17241379,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"14","issue":"05","first_page":"895","last_page":"921"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10688","display_name":"Image and Signal Denoising Methods","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9850999712944031,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.877699613571167},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7996528148651123},{"id":"https://openalex.org/keywords/frame-rate","display_name":"Frame rate","score":0.6298432946205139},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.5509181022644043},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.5160257816314697},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5124040246009827},{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.5121808052062988},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.45445680618286133},{"id":"https://openalex.org/keywords/frame","display_name":"Frame (networking)","score":0.44652700424194336},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.44072216749191284},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.4353397488594055},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.430299311876297},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.42160671949386597},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42097753286361694},{"id":"https://openalex.org/keywords/frequency-domain","display_name":"Frequency domain","score":0.4106542766094208},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.30368804931640625},{"id":"https://openalex.org/keywords/computer-vision","display_name":"Computer vision","score":0.23719802498817444},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.13553452491760254}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.877699613571167},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7996528148651123},{"id":"https://openalex.org/C3261483","wikidata":"https://www.wikidata.org/wiki/Q119565","display_name":"Frame rate","level":2,"score":0.6298432946205139},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.5509181022644043},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.5160257816314697},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5124040246009827},{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.5121808052062988},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.45445680618286133},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.44652700424194336},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.44072216749191284},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.4353397488594055},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.430299311876297},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.42160671949386597},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42097753286361694},{"id":"https://openalex.org/C19118579","wikidata":"https://www.wikidata.org/wiki/Q786423","display_name":"Frequency domain","level":2,"score":0.4106542766094208},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.30368804931640625},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.23719802498817444},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.13553452491760254},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126605002775","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126605002775","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.49000000953674316,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1509559802","https://openalex.org/W1885706698","https://openalex.org/W2006724675","https://openalex.org/W2061171222","https://openalex.org/W2099490452","https://openalex.org/W2138571671","https://openalex.org/W2150386739","https://openalex.org/W4231627457","https://openalex.org/W4300329266"],"related_works":["https://openalex.org/W4210376836","https://openalex.org/W4210925376","https://openalex.org/W2596211269","https://openalex.org/W2019602065","https://openalex.org/W2111590261","https://openalex.org/W197862639","https://openalex.org/W2360384790","https://openalex.org/W4232397253","https://openalex.org/W4235913033","https://openalex.org/W2109284253"],"abstract_inverted_index":{"Signal":[0],"and":[1,53,77,87,120,167],"image":[2,139,150,169],"processing":[3,119,140],"applications":[4],"require":[5],"high":[6,36,75],"computational":[7],"power":[8],"with":[9],"the":[10,23,43,60,63,71,78,85,90,126,133],"ability":[11],"to":[12,34,69,103],"experiment":[13],"different":[14,105],"algorithms":[15],"involving":[16],"matrix":[17],"transforms.":[18],"Reconfigurable":[19],"hardware":[20],"devices":[21],"in":[22,164],"form":[24],"of":[25,59,62,74,80,89,117,125,155,162],"Field":[26],"Programmable":[27],"Gate":[28],"Arrays":[29],"(FPGAs)":[30],"have":[31,55],"been":[32,130],"proposed":[33,127],"obtain":[35],"performance":[37,76,152],"at":[38,48],"an":[39,160],"economical":[40],"price.":[41],"However,":[42],"users":[44],"must":[45,54],"program":[46],"FPGAs":[47],"a":[49,56,96,115,135],"very":[50],"low":[51],"level":[52],"detailed":[57],"knowledge":[58],"architecture":[61],"device":[64],"being":[65],"used.":[66],"In":[67],"trying":[68],"reconcile":[70],"dual":[72],"requirements":[73,107],"ease":[79],"development,":[81],"this":[82],"paper":[83],"reports":[84],"design":[86],"realization":[88],"Fast":[91],"Fourier":[92],"Transforms":[93],"(FFTs)":[94],"using":[95],"FPGA-based":[97,137],"environment,":[98],"which":[99],"enables":[100],"system":[101,106,141,147],"designer":[102],"meet":[104],"(i.e.,":[108],"chip":[109],"area,":[110],"speed,":[111],"memory,":[112],"etc.)":[113],"for":[114,142],"range":[116],"signal":[118],"imaging":[121],"applications.":[122],"The":[123,146],"use":[124],"environment":[128],"has":[129],"proven":[131],"by":[132,159],"developing":[134],"high-level":[136],"parametrizable":[138],"frequency-domain":[143],"filtering":[144,151],"application.":[145],"achieves":[148],"real-time":[149],"exceeding":[153],"those":[154],"currently":[156],"available":[157],"solutions":[158],"order":[161],"magnitude":[163],"frame":[165],"rate":[166],"input":[168],"size.":[170]},"counts_by_year":[],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}