{"id":"https://openalex.org/W2051486419","doi":"https://doi.org/10.1142/s0218126604001854","title":"ON FINDING A STAIRCASE CHANNEL WITH MINIMUM CROSSING NETS IN A VLSI FLOORPLAN","display_name":"ON FINDING A STAIRCASE CHANNEL WITH MINIMUM CROSSING NETS IN A VLSI FLOORPLAN","publication_year":2004,"publication_date":"2004-10-01","ids":{"openalex":"https://openalex.org/W2051486419","doi":"https://doi.org/10.1142/s0218126604001854","mag":"2051486419"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126604001854","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126604001854","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033411778","display_name":"Subhashis Majumder","orcid":"https://orcid.org/0000-0002-0849-9016"},"institutions":[{"id":"https://openalex.org/I188963388","display_name":"International Institute of Information Technology","ror":"https://ror.org/02dernx73","country_code":"IN","type":"education","lineage":["https://openalex.org/I188963388"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"SUBHASHIS MAJUMDER","raw_affiliation_strings":["International Institute of Information Technology, Calcutta 700091, India"],"affiliations":[{"raw_affiliation_string":"International Institute of Information Technology, Calcutta 700091, India","institution_ids":["https://openalex.org/I188963388"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032341988","display_name":"Subhas C. Nandy","orcid":"https://orcid.org/0000-0003-0330-2891"},"institutions":[{"id":"https://openalex.org/I6498739","display_name":"Indian Statistical Institute","ror":"https://ror.org/00q2w1j53","country_code":"IN","type":"education","lineage":["https://openalex.org/I6498739"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"SUBHAS C. NANDY","raw_affiliation_strings":["Indian Statistical Institute, Calcutta 700108, India"],"affiliations":[{"raw_affiliation_string":"Indian Statistical Institute, Calcutta 700108, India","institution_ids":["https://openalex.org/I6498739"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067730042","display_name":"Bhargab B. Bhattacharya","orcid":"https://orcid.org/0000-0002-5890-2483"},"institutions":[{"id":"https://openalex.org/I6498739","display_name":"Indian Statistical Institute","ror":"https://ror.org/00q2w1j53","country_code":"IN","type":"education","lineage":["https://openalex.org/I6498739"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"BHARGAB B. BHATTACHARYA","raw_affiliation_strings":["Indian Statistical Institute, Calcutta 700108, India"],"affiliations":[{"raw_affiliation_string":"Indian Statistical Institute, Calcutta 700108, India","institution_ids":["https://openalex.org/I6498739"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5033411778"],"corresponding_institution_ids":["https://openalex.org/I188963388"],"apc_list":null,"apc_paid":null,"fwci":0.6583,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.71364547,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"13","issue":"05","first_page":"1019","last_page":"1038"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.9377236366271973},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.791308581829071},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.7569936513900757},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6266484260559082},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.5543988347053528},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5107057690620422},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.47606462240219116},{"id":"https://openalex.org/keywords/time-complexity","display_name":"Time complexity","score":0.47225871682167053},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4688754081726074},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4641595482826233},{"id":"https://openalex.org/keywords/terminal","display_name":"Terminal (telecommunication)","score":0.4274415373802185},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4185323715209961},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4136466979980469},{"id":"https://openalex.org/keywords/net","display_name":"Net (polyhedron)","score":0.41039419174194336},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.39448273181915283},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.37794506549835205},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.2656521797180176},{"id":"https://openalex.org/keywords/geometry","display_name":"Geometry","score":0.18781793117523193},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.15022584795951843},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13273757696151733},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.11260095238685608}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.9377236366271973},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.791308581829071},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.7569936513900757},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6266484260559082},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.5543988347053528},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5107057690620422},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.47606462240219116},{"id":"https://openalex.org/C311688","wikidata":"https://www.wikidata.org/wiki/Q2393193","display_name":"Time complexity","level":2,"score":0.47225871682167053},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4688754081726074},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4641595482826233},{"id":"https://openalex.org/C2779664074","wikidata":"https://www.wikidata.org/wiki/Q3518405","display_name":"Terminal (telecommunication)","level":2,"score":0.4274415373802185},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4185323715209961},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4136466979980469},{"id":"https://openalex.org/C14166107","wikidata":"https://www.wikidata.org/wiki/Q253829","display_name":"Net (polyhedron)","level":2,"score":0.41039419174194336},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.39448273181915283},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.37794506549835205},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.2656521797180176},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.18781793117523193},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.15022584795951843},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13273757696151733},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.11260095238685608}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126604001854","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126604001854","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","score":0.6499999761581421,"display_name":"Sustainable cities and communities"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320309904","display_name":"Auburn University","ror":"https://ror.org/02v80fc35"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1513400187","https://openalex.org/W1965798923","https://openalex.org/W1992170089","https://openalex.org/W2049717807","https://openalex.org/W2069323107","https://openalex.org/W2069780601","https://openalex.org/W2076265641","https://openalex.org/W2107811954","https://openalex.org/W2143199124","https://openalex.org/W2148215956","https://openalex.org/W2154462472","https://openalex.org/W2171858093","https://openalex.org/W4302087205"],"related_works":["https://openalex.org/W2170314243","https://openalex.org/W2350308400","https://openalex.org/W2133901311","https://openalex.org/W2136768364","https://openalex.org/W2087871358","https://openalex.org/W2030503305","https://openalex.org/W4386643835","https://openalex.org/W2120361800","https://openalex.org/W2182445672","https://openalex.org/W1515105996"],"abstract_inverted_index":{"A":[0,52],"VLSI":[1,238],"chip":[2],"is":[3,32,55,109,127,146,151,164,184,202,206,242],"fabricated":[4],"by":[5,65,89],"integrating":[6],"several":[7],"rectangular":[8],"circuit":[9,17],"blocks":[10,18,175],"on":[11,60,106,121,135,178,261],"a":[12,102],"2D":[13],"silicon":[14,62],"floor.":[15,180],"The":[16,84,195],"are":[19,44,87,132,170,223,256],"assumed":[20,152],"to":[21,29,40,45,79,153,186,213,220,249],"be":[22,46],"placed":[23],"isothetically":[24],"and":[25,168,176],"the":[26,37,41,61,77,90,93,98,107,113,125,136,141,172,179,182,187,199,207,217,227,250],"netlist":[27],"attached":[28,212],"each":[30,149],"block":[31,229],"given.":[33],"For":[34],"wire":[35],"routing,":[36,253],"terminals":[38,119,211],"belonging":[39],"same":[42],"net":[43,144,150,193],"electrically":[47],"interconnected":[48],"using":[49],"conducting":[50],"paths.":[51],"staircase":[53,71,85,104],"channel":[54,105],"an":[56,160,244],"empty":[57],"polygonal":[58],"region":[59],"floor":[63,78],"bounded":[64],"two":[66,156],"monotonically":[67],"increasing":[68],"(or":[69],"decreasing)":[70],"paths":[72,86],"from":[73],"one":[74],"corner":[75],"of":[76,92,100,115,124,174,191,198,210],"its":[80],"diagonally":[81],"opposite":[82],"corner.":[83],"defined":[88],"boundaries":[91],"blocks.":[94],"In":[95],"this":[96],"paper,":[97],"problem":[99,246],"determining":[101],"monotone":[103],"floorplan":[108],"considered":[110],"such":[111],"that":[112,231],"number":[114,173,209],"distinct":[116],"nets":[117,177,215],"whose":[118],"lie":[120],"both":[122],"sides":[123],"channel,":[126],"minimized.":[128],"Two":[129],"polynomial-time":[130],"algorithms":[131],"presented":[133],"based":[134],"network":[137],"flow":[138],"paradigm.":[139],"First,":[140],"simple":[142],"two-terminal":[143],"model":[145],"considered,":[147],"i.e.,":[148],"connect":[154],"exactly":[155],"blocks,":[157],"for":[158,236],"which":[159],"O(n\u00d7k)":[161],"time":[162,196],"algorithm":[163,183,201],"proposed,":[165],"where":[166,204,254],"n":[167],"k":[169],"respectively":[171],"Next,":[181],"extended":[185],"more":[188],"realistic":[189],"case":[190],"multi-terminal":[192],"problem.":[194],"complexity":[197],"latter":[200],"O((n+k)\u00d7T),":[203],"T":[205],"total":[208],"all":[214],"in":[216,225,233,247],"floorplan.":[218],"Solutions":[219],"these":[221],"problems":[222],"useful":[224],"modeling":[226],"repeater":[228],"placement":[230],"arises":[232],"interconnect-driven":[234],"floorplanning":[235],"deep-submicron":[237],"physical":[239],"design.":[240],"It":[241],"also":[243],"important":[245],"context":[248],"classical":[251],"global":[252],"channels":[255],"used":[257],"as":[258],"routing":[259],"space":[260],"silicon.":[262]},"counts_by_year":[{"year":2018,"cited_by_count":3},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}