{"id":"https://openalex.org/W2060183351","doi":"https://doi.org/10.1142/s0218126603000799","title":"BUILDABONG: A Framework for Architecture/Compiler Co-Exploration for ASIPs","display_name":"BUILDABONG: A Framework for Architecture/Compiler Co-Exploration for ASIPs","publication_year":2003,"publication_date":"2003-06-01","ids":{"openalex":"https://openalex.org/W2060183351","doi":"https://doi.org/10.1142/s0218126603000799","mag":"2060183351"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126603000799","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126603000799","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085673348","display_name":"Dirk Fischer","orcid":"https://orcid.org/0000-0002-0792-6370"},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Dirk Fischer","raw_affiliation_strings":["Department of EE & IT, University of Paderborn, Warburger Str. 100, D-33098 Paderborn, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EE & IT, University of Paderborn, Warburger Str. 100, D-33098 Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076672029","display_name":"J\u00fcrgen Teich","orcid":"https://orcid.org/0000-0001-6285-5862"},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"J\u00fcrgen Teich","raw_affiliation_strings":["Department of EE & IT, University of Paderborn, Warburger Str. 100, D-33098 Paderborn, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EE & IT, University of Paderborn, Warburger Str. 100, D-33098 Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067681420","display_name":"Ralph Weper","orcid":null},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ralph Weper","raw_affiliation_strings":["Department of EE & IT, University of Paderborn, Warburger Str. 100, D-33098 Paderborn, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EE & IT, University of Paderborn, Warburger Str. 100, D-33098 Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072302299","display_name":"Michael Thies","orcid":"https://orcid.org/0000-0002-8965-7476"},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Michael Thies","raw_affiliation_strings":["Department of Computer Science, F\u00fcrstenallee 11, D-33102 Paderborn, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, F\u00fcrstenallee 11, D-33102 Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I206945453"],"apc_list":null,"apc_paid":null,"fwci":0.9915,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.76341874,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"12","issue":"03","first_page":"353","last_page":"375"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10126","display_name":"Logic, programming, and type systems","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.9132001996040344},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8544471859931946},{"id":"https://openalex.org/keywords/retargeting","display_name":"Retargeting","score":0.6708460450172424},{"id":"https://openalex.org/keywords/compiler-correctness","display_name":"Compiler correctness","score":0.6186299324035645},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5911514759063721},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5847142338752747},{"id":"https://openalex.org/keywords/optimizing-compiler","display_name":"Optimizing compiler","score":0.5332144498825073},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.5252532362937927},{"id":"https://openalex.org/keywords/workflow","display_name":"Workflow","score":0.49313658475875854},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.4898545444011688},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.4665989875793457},{"id":"https://openalex.org/keywords/interprocedural-optimization","display_name":"Interprocedural optimization","score":0.45532986521720886},{"id":"https://openalex.org/keywords/compiler-construction","display_name":"Compiler construction","score":0.44348061084747314},{"id":"https://openalex.org/keywords/compile-time","display_name":"Compile time","score":0.4198572337627411},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4144819676876068},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4128863513469696},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.31134140491485596},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.26755282282829285},{"id":"https://openalex.org/keywords/loop-optimization","display_name":"Loop optimization","score":0.22691527009010315},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.2010059356689453}],"concepts":[{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.9132001996040344},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8544471859931946},{"id":"https://openalex.org/C2780575108","wikidata":"https://www.wikidata.org/wiki/Q7316652","display_name":"Retargeting","level":2,"score":0.6708460450172424},{"id":"https://openalex.org/C68366613","wikidata":"https://www.wikidata.org/wiki/Q5156378","display_name":"Compiler correctness","level":3,"score":0.6186299324035645},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5911514759063721},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5847142338752747},{"id":"https://openalex.org/C190902152","wikidata":"https://www.wikidata.org/wiki/Q1325106","display_name":"Optimizing compiler","level":3,"score":0.5332144498825073},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.5252532362937927},{"id":"https://openalex.org/C177212765","wikidata":"https://www.wikidata.org/wiki/Q627335","display_name":"Workflow","level":2,"score":0.49313658475875854},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.4898545444011688},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.4665989875793457},{"id":"https://openalex.org/C111564260","wikidata":"https://www.wikidata.org/wiki/Q4288856","display_name":"Interprocedural optimization","level":5,"score":0.45532986521720886},{"id":"https://openalex.org/C9957790","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler construction","level":3,"score":0.44348061084747314},{"id":"https://openalex.org/C200833197","wikidata":"https://www.wikidata.org/wiki/Q333707","display_name":"Compile time","level":3,"score":0.4198572337627411},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4144819676876068},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4128863513469696},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.31134140491485596},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.26755282282829285},{"id":"https://openalex.org/C29331672","wikidata":"https://www.wikidata.org/wiki/Q3354468","display_name":"Loop optimization","level":4,"score":0.22691527009010315},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.2010059356689453},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126603000799","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126603000799","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W179373627","https://openalex.org/W1483352170","https://openalex.org/W1541457918","https://openalex.org/W1559909273","https://openalex.org/W1573321520","https://openalex.org/W2024347417","https://openalex.org/W2056609175"],"related_works":["https://openalex.org/W2094199724","https://openalex.org/W3000589862","https://openalex.org/W2169584677","https://openalex.org/W4232954277","https://openalex.org/W4240253816","https://openalex.org/W2901567138","https://openalex.org/W2354057234","https://openalex.org/W2749133591","https://openalex.org/W2066503869","https://openalex.org/W4246454774"],"abstract_inverted_index":{"With":[0],"the":[1,7,30,44,49,85],"term":[2],"Architecture/Compiler":[3],"Co-exploration,":[4],"we":[5,28],"denote":[6],"problem":[8],"of":[9,33,43,51,58,87],"simultaneously":[10],"optimizing":[11],"an":[12],"application-specific":[13],"instruction":[14],"set":[15],"processor":[16],"(ASIP)":[17],"architecture":[18,62],"as":[19,21],"well":[20],"its":[22],"generated":[23],"compiler.":[24],"In":[25],"this":[26],"paper,":[27],"characterize":[29],"design":[31,80],"space":[32,81],"both":[34],"compiler":[35,71],"frontend":[36],"(intermediate":[37],"code":[38],"optimization)":[39],"and":[40,47,64,76],"backend":[41],"(changes":[42],"machine":[45],"model)":[46],"present":[48],"workflow":[50],"our":[52,88],"framework":[53],"BUILDABONG.":[54],"The":[55],"project":[56],"consists":[57],"four":[59],"phases:":[60],"(a)":[61],"entry":[63],"composition,":[65],"(b)":[66],"automatic":[67,78],"simulator":[68],"generation,":[69],"(c)":[70],"generation":[72],"(in":[73],"particular,":[74],"retargeting),":[75],"(d)":[77],"architecture/compiler":[79],"exploration.":[82],"We":[83],"demonstrate":[84],"feasibility":[86],"approach":[89],"by":[90],"a":[91],"detailed":[92],"case":[93],"study.":[94]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}