{"id":"https://openalex.org/W2123766345","doi":"https://doi.org/10.1142/s0218126603000775","title":"ATPG for Timing Errors in Globally Asynchronous Locally Synchronous Systems","display_name":"ATPG for Timing Errors in Globally Asynchronous Locally Synchronous Systems","publication_year":2003,"publication_date":"2003-06-01","ids":{"openalex":"https://openalex.org/W2123766345","doi":"https://doi.org/10.1142/s0218126603000775","mag":"2123766345"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126603000775","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126603000775","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005400568","display_name":"Srikanth Arekapudi","orcid":null},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Srikanth Arekapudi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA 01003, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA 01003, USA","institution_ids":["https://openalex.org/I24603500"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054805636","display_name":"Fei Xin","orcid":"https://orcid.org/0000-0002-5922-1292"},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Fei Xin","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA 01003, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA 01003, USA","institution_ids":["https://openalex.org/I24603500"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111921686","display_name":"Jinzheng Peng","orcid":null},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jinzheng Peng","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA 01003, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA 01003, USA","institution_ids":["https://openalex.org/I24603500"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037855756","display_name":"Ian G. Harris","orcid":"https://orcid.org/0000-0003-3244-6528"},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ian G. Harris","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA 01003, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA 01003, USA","institution_ids":["https://openalex.org/I24603500"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I24603500"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18454006,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"12","issue":"03","first_page":"305","last_page":"332"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.8873445987701416},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.824960470199585},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.803954005241394},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.49631267786026},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47650113701820374},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.4433787167072296},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.43882113695144653},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.43151915073394775},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.42747819423675537},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4211321473121643},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.38463446497917175},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.16127121448516846},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.10860610008239746},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.09531983733177185},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.0919826328754425}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8873445987701416},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.824960470199585},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.803954005241394},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.49631267786026},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47650113701820374},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.4433787167072296},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.43882113695144653},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.43151915073394775},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.42747819423675537},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4211321473121643},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.38463446497917175},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.16127121448516846},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.10860610008239746},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.09531983733177185},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0919826328754425},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126603000775","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126603000775","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/12","display_name":"Responsible consumption and production","score":0.4399999976158142}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W127224647","https://openalex.org/W1562299068","https://openalex.org/W1873925915","https://openalex.org/W1974858479","https://openalex.org/W1996158062","https://openalex.org/W2100322987","https://openalex.org/W2108625427","https://openalex.org/W2121084350","https://openalex.org/W2125023624","https://openalex.org/W2132796821","https://openalex.org/W2145559872","https://openalex.org/W2150764159","https://openalex.org/W2503657378"],"related_works":["https://openalex.org/W3097218026","https://openalex.org/W4390481443","https://openalex.org/W2279224052","https://openalex.org/W4312516786","https://openalex.org/W1522087158","https://openalex.org/W2129978639","https://openalex.org/W2362759320","https://openalex.org/W2545105736","https://openalex.org/W1647623034","https://openalex.org/W2362706271"],"abstract_inverted_index":{"Globally":[0],"Asynchronous,":[1],"Locally":[2],"Synchronous":[3],"(GALS)":[4],"systems":[5,36,53,129],"are":[6,54],"now":[7],"commonplace":[8],"in":[9,127],"many":[10],"cost-critical":[11],"and":[12,49,66,69],"life-critical":[13],"applications,":[14],"thus":[15],"motivating":[16],"the":[17,29,38,84,94,131],"need":[18],"for":[19,32,116,161],"a":[20,109,117,125,134,137],"systematic":[21],"approach":[22],"to":[23,44,63,81,111,158],"verify":[24],"functionality.":[25],"The":[26],"complexity":[27],"of":[28,40,56,96,133],"verification":[30],"problem":[31,126],"large":[33],"heterogeneous":[34],"GALS":[35,52,128],"necessitates":[37],"development":[39],"simulation-based":[41],"validation":[42],"approaches":[43],"uniformly":[45],"validate":[46],"hardware,":[47],"software,":[48],"their":[50],"interaction.":[51],"comprised":[55],"several":[57],"processes":[58,77,98],"which":[59],"may":[60,107],"be":[61,79],"mapped":[62],"different":[64],"hardware":[65],"software":[67],"components":[68],"communicate":[70],"through":[71],"asynchronous":[72],"interfaces.":[73],"Communication":[74],"between":[75,102],"these":[76],"must":[78],"verified":[80],"ensure":[82],"that":[83],"system":[85],"is":[86,140,143],"working":[87],"correctly.":[88],"Previous":[89],"work":[90],"focuses":[91],"on":[92],"checking":[93],"correctness":[95],"individual":[97],"rather":[99],"than":[100],"communication":[101],"multiple":[103],"processes.":[104],"Timing":[105,121],"errors":[106,122],"cause":[108,124],"signal":[110,135],"have":[112],"an":[113,145,151],"incorrect":[114,146],"value":[115,132],"short":[118],"time":[119],"period.":[120],"can":[123],"if":[130],"with":[136],"timing":[138],"error":[139],"used":[141],"while":[142],"has":[144],"value.":[147],"This":[148],"paper":[149],"presents":[150],"automatic":[152],"test":[153],"pattern":[154],"generation":[155],"(ATPG)":[156],"tool":[157],"generate":[159],"tests":[160],"timing-induced":[162],"functional":[163],"errors.":[164]},"counts_by_year":[],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}