{"id":"https://openalex.org/W2079497321","doi":"https://doi.org/10.1142/s0218126602000410","title":"DEMONSTRATION OF SPEED AND POWER ENHANCEMENTS ON AN INDUSTRIAL CIRCUIT THROUGH APPLICATION OF CLOCK SKEW SCHEDULING","display_name":"DEMONSTRATION OF SPEED AND POWER ENHANCEMENTS ON AN INDUSTRIAL CIRCUIT THROUGH APPLICATION OF CLOCK SKEW SCHEDULING","publication_year":2002,"publication_date":"2002-06-01","ids":{"openalex":"https://openalex.org/W2079497321","doi":"https://doi.org/10.1142/s0218126602000410","mag":"2079497321"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126602000410","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126602000410","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050757937","display_name":"Dimitrios Velenis","orcid":"https://orcid.org/0000-0001-7947-8098"},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. VELENIS","raw_affiliation_strings":["Department of Electrical and Computer  Engineering, University of Rochester, Rochester, New York 14627, USA","Department of Electrical and Computer Engineering, University of Rochester, Rochester, New York 14627, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer  Engineering, University of Rochester, Rochester, New York 14627, USA","institution_ids":["https://openalex.org/I5388228"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Rochester, Rochester, New York 14627, USA","institution_ids":["https://openalex.org/I5388228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032332977","display_name":"K.T. Tang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127325","display_name":"Broadcom (United States)","ror":"https://ror.org/035gt5s03","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127325"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. T. TANG","raw_affiliation_strings":["Broadcom Corporation, 2099 Gateway Place, San Jose, California 95110, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Broadcom Corporation, 2099 Gateway Place, San Jose, California 95110, USA","institution_ids":["https://openalex.org/I4210127325"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070703425","display_name":"Ivan S. Kourtev","orcid":null},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"I. S. KOURTEV","raw_affiliation_strings":["Department of Electrical Engineering,  University of Pittsburgh, Pittsburgh, Pennsylvania 15261, USA","Department of Electrical Engineering University of Pittsburgh, Pittsburgh, Pennsylvania, 15261 USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering,  University of Pittsburgh, Pittsburgh, Pennsylvania 15261, USA","institution_ids":["https://openalex.org/I170201317"]},{"raw_affiliation_string":"Department of Electrical Engineering University of Pittsburgh, Pittsburgh, Pennsylvania, 15261 USA#TAB#","institution_ids":["https://openalex.org/I170201317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048579433","display_name":"V. Adler","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"V. ADLER","raw_affiliation_strings":["Sun Microsystems, 901 San Antonio Road, Palo Alto, California 94303, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sun Microsystems, 901 San Antonio Road, Palo Alto, California 94303, USA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051971459","display_name":"Franklin Baez","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"F. BAEZ","raw_affiliation_strings":["Intel Corporation, 2200 Mision College  Boulevard, Santa Clara, California 95052, USA","Intel Corporation, 2200 Mision College Boulevard, Santa Clara, California 95052, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, 2200 Mision College  Boulevard, Santa Clara, California 95052, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, 2200 Mision College Boulevard, Santa Clara, California 95052, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053517349","display_name":"Eby G. Friedman","orcid":"https://orcid.org/0000-0002-5549-7160"},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"E. G. FRIEDMAN","raw_affiliation_strings":["Department of Electrical and Computer  Engineering, University of Rochester, Rochester, New York 14627, USA","Department of Electrical and Computer Engineering, University of Rochester, Rochester, New York 14627, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer  Engineering, University of Rochester, Rochester, New York 14627, USA","institution_ids":["https://openalex.org/I5388228"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Rochester, Rochester, New York 14627, USA","institution_ids":["https://openalex.org/I5388228"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.15367249,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"11","issue":"03","first_page":"231","last_page":"245"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.8206818103790283},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7695001363754272},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.7156122922897339},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.6788142919540405},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6594597697257996},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6363325715065002},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6151054501533508},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.5551618337631226},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4628531038761139},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.446461945772171},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.4146886467933655},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.4131448268890381},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37755680084228516},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21504759788513184},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.11697039008140564},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07981038093566895}],"concepts":[{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.8206818103790283},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7695001363754272},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.7156122922897339},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.6788142919540405},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6594597697257996},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6363325715065002},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6151054501533508},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.5551618337631226},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4628531038761139},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.446461945772171},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.4146886467933655},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.4131448268890381},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37755680084228516},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21504759788513184},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.11697039008140564},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07981038093566895},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1142/s0218126602000410","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126602000410","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.75.9191","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.75.9191","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.rochester.edu/users/friedman/papers/JCSC_231.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.90.3147","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.90.3147","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.rochester.edu/~velenis/publications/VelenisJCSC2002.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5699999928474426,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1502296014","https://openalex.org/W1564063853","https://openalex.org/W1578824783","https://openalex.org/W1875554762","https://openalex.org/W1985555435","https://openalex.org/W2011778848","https://openalex.org/W2055203747","https://openalex.org/W2056496431","https://openalex.org/W2093660707","https://openalex.org/W2095644119","https://openalex.org/W2122219454","https://openalex.org/W2126779961","https://openalex.org/W2127451853","https://openalex.org/W2127892766","https://openalex.org/W2128967676","https://openalex.org/W2131619025","https://openalex.org/W2136768070","https://openalex.org/W3105190227"],"related_works":["https://openalex.org/W4247180033","https://openalex.org/W2088914741","https://openalex.org/W2559451387","https://openalex.org/W2040807843","https://openalex.org/W4249038728","https://openalex.org/W1999924508","https://openalex.org/W3006003651","https://openalex.org/W2556166322","https://openalex.org/W2144282137","https://openalex.org/W2117814846"],"abstract_inverted_index":{"A":[0,46],"strategy":[1],"to":[2,96,108],"enhance":[3],"the":[4,32,37,64,75,79,97],"speed":[5,44],"and":[6,110],"power":[7,76,111],"characteristics":[8],"of":[9,36,87,106,122],"an":[10,123],"industrial":[11,124],"circuit":[12,28],"is":[13,19,56,83,101],"demonstrated":[14],"in":[15,78,118],"this":[16,88],"paper.":[17],"It":[18],"shown":[20],"that":[21,62,72],"nonzero":[22,51,92],"clock":[23,52,66,93],"skew":[24,53,94],"scheduling":[25,54,95],"can":[26],"improve":[27],"performance":[29,126],"while":[30],"relaxing":[31],"strict":[33],"timing":[34],"constraints":[35],"critical":[38],"data":[39,81,99],"paths":[40,82,100],"within":[41],"a":[42,50,60,70],"high":[43,125],"system.":[45],"software":[47],"tool":[48],"implementing":[49],"algorithm":[55],"described":[57],"together":[58],"with":[59,91],"methodology":[61],"generates":[63],"required":[65],"signal":[67],"delays.":[68],"Furthermore,":[69],"technique":[71,89],"significantly":[73],"reduces":[74],"dissipated":[77],"noncritical":[80],"demonstrated.":[84],"The":[85],"application":[86],"combined":[90],"slower":[98],"also":[102],"described.":[103],"Speed":[104],"improvements":[105],"up":[107],"18%":[109],"savings":[112],"greater":[113],"than":[114],"80%":[115],"are":[116],"achieved":[117],"certain":[119],"functional":[120],"blocks":[121],"microprocessor.":[127]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}