{"id":"https://openalex.org/W4233694000","doi":"https://doi.org/10.1142/s0218126600000081","title":"NOVEL TEST GENERATION ALGORITHM FOR COMBINATION CIRCUITS","display_name":"NOVEL TEST GENERATION ALGORITHM FOR COMBINATION CIRCUITS","publication_year":2000,"publication_date":"2000-02-01","ids":{"openalex":"https://openalex.org/W4233694000","doi":"https://doi.org/10.1142/s0218126600000081"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126600000081","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126600000081","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042529202","display_name":"Kaamran Raahemifar","orcid":"https://orcid.org/0000-0002-9835-7897"},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"education","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"K. RAAHEMIFAR","raw_affiliation_strings":["Electrical & Computer Engineering Department, Ryerson Polytechnic University, Toronto, Ontario, Canada, M5B 2K3, Canada"],"affiliations":[{"raw_affiliation_string":"Electrical & Computer Engineering Department, Ryerson Polytechnic University, Toronto, Ontario, Canada, M5B 2K3, Canada","institution_ids":["https://openalex.org/I530967"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035412745","display_name":"Majid Ahmadi","orcid":"https://orcid.org/0000-0001-5781-6754"},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"M. AHMADI","raw_affiliation_strings":["Electrical Engineering Department, University of Windsor, Windsor, Ontario, Canada, N9B 3P4, Canada"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, University of Windsor, Windsor, Ontario, Canada, N9B 3P4, Canada","institution_ids":["https://openalex.org/I74413500"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5042529202"],"corresponding_institution_ids":["https://openalex.org/I530967"],"apc_list":null,"apc_paid":null,"fwci":0.3042,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.68566659,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"10","issue":"01n02","first_page":"27","last_page":"65"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.7620000839233398},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.7591115236282349},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.7147250771522522},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.6618263721466064},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.6550235748291016},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.6086801290512085},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5729703903198242},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.5166307091712952},{"id":"https://openalex.org/keywords/stuck-at-fault","display_name":"Stuck-at fault","score":0.4789027273654938},{"id":"https://openalex.org/keywords/upper-and-lower-bounds","display_name":"Upper and lower bounds","score":0.4784967005252838},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4731995761394501},{"id":"https://openalex.org/keywords/enumeration","display_name":"Enumeration","score":0.4465672969818115},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.44075533747673035},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4394811689853668},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.4034608006477356},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3496038615703583},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.32381972670555115},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14391309022903442},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.12560933828353882},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.09029120206832886},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.05776360630989075}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.7620000839233398},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.7591115236282349},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.7147250771522522},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.6618263721466064},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.6550235748291016},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.6086801290512085},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5729703903198242},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.5166307091712952},{"id":"https://openalex.org/C13625343","wikidata":"https://www.wikidata.org/wiki/Q7627418","display_name":"Stuck-at fault","level":4,"score":0.4789027273654938},{"id":"https://openalex.org/C77553402","wikidata":"https://www.wikidata.org/wiki/Q13222579","display_name":"Upper and lower bounds","level":2,"score":0.4784967005252838},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4731995761394501},{"id":"https://openalex.org/C156340839","wikidata":"https://www.wikidata.org/wiki/Q2704791","display_name":"Enumeration","level":2,"score":0.4465672969818115},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.44075533747673035},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4394811689853668},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.4034608006477356},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3496038615703583},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.32381972670555115},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14391309022903442},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.12560933828353882},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.09029120206832886},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.05776360630989075},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126600000081","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126600000081","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1566007627","https://openalex.org/W2021492392","https://openalex.org/W2033131153","https://openalex.org/W2035076177","https://openalex.org/W2070238330","https://openalex.org/W2079866295","https://openalex.org/W2107944635","https://openalex.org/W2151980349","https://openalex.org/W4230845353"],"related_works":["https://openalex.org/W2120257283","https://openalex.org/W2117563988","https://openalex.org/W4240466429","https://openalex.org/W1910267371","https://openalex.org/W2109406176","https://openalex.org/W2157154381","https://openalex.org/W2161696808","https://openalex.org/W4252048065","https://openalex.org/W2117468361","https://openalex.org/W2885828488"],"abstract_inverted_index":{"It":[0,67],"has":[1],"been":[2],"known":[3],"for":[4,98],"many":[5],"years":[6],"that":[7,70],"combinational":[8,50],"circuits":[9],"have":[10],"a":[11,38,115,134],"Complete":[12],"Test":[13],"Set":[14],"(CTS)":[15],"which":[16,41],"is":[17,55,68,74,114],"capable":[18],"of":[19,76,87,101,118,125,133],"detecting":[20],"all":[21,43],"single":[22,44],"and":[23,45,80,90,95],"multiple":[24,46],"faults.":[25],"In":[26],"this":[27],"paper,":[28],"we":[29],"attempt":[30],"to":[31,82,105,129],"find":[32],"CTS":[33],"systematically.":[34],"Our":[35],"algorithm":[36],"finds":[37],"test":[39,53,72,102],"set":[40,54,73],"detects":[42],"stuck-at":[47],"faults":[48],"in":[49],"circuits.":[51],"This":[52,112],"obtained":[56],"without":[57],"probing":[58],"internal":[59],"nodes,":[60],"using":[61],"fault":[62,65,108],"simulation":[63],"or":[64],"enumeration.":[66],"shown":[69],"the":[71,83,99,119,131],"independent":[75],"logic":[77,135],"circuit":[78],"structure":[79],"dependent":[81],"mapping":[84],"function,":[85],"number":[86,100,113,124],"inputs,":[88],"outputs,":[89],"fanout":[91],"stems.":[92],"An":[93],"upper-bound":[94],"lower-bound":[96],"figures":[97],"vectors":[103],"required":[104],"obtain":[106],"100%":[107],"coverage":[109],"are":[110,127],"provided.":[111],"small":[116],"fraction":[117],"entire":[120],"solution":[121],"space.":[122],"A":[123],"recommendations":[126],"made":[128],"improve":[130],"testability":[132],"circuit.":[136]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}