{"id":"https://openalex.org/W4229967581","doi":"https://doi.org/10.1142/s0218126600000068","title":"PERFORMANCE OF SCALABLE SHARED-MEMORY ARCHITECTURES","display_name":"PERFORMANCE OF SCALABLE SHARED-MEMORY ARCHITECTURES","publication_year":2000,"publication_date":"2000-02-01","ids":{"openalex":"https://openalex.org/W4229967581","doi":"https://doi.org/10.1142/s0218126600000068"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126600000068","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126600000068","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113814004","display_name":"Bahman Motlagh","orcid":null},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"BAHMAN S. MOTLAGH","raw_affiliation_strings":["Dept. of Engineering Technology, University of Central Florida, 12424 Research Parkway, Orlando, FL 32826, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Engineering Technology, University of Central Florida, 12424 Research Parkway, Orlando, FL 32826, USA","institution_ids":["https://openalex.org/I106165777"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069017725","display_name":"Ronald F. DeMara","orcid":"https://orcid.org/0000-0001-6864-7255"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"RONALD F. DeMARA","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, University of Central Florida, Box 162450, Orlando, FL 32816-2450, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of Central Florida, Box 162450, Orlando, FL 32816-2450, USA","institution_ids":["https://openalex.org/I106165777"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I106165777"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.37852349,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"10","issue":"01n02","first_page":"1","last_page":"22"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8447204828262329},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.7095498442649841},{"id":"https://openalex.org/keywords/non-uniform-memory-access","display_name":"Non-uniform memory access","score":0.700430154800415},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.6931349039077759},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.6366556286811829},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6282860040664673},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5786253809928894},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5540517568588257},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.5273286700248718},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.4825941324234009},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.4566880464553833},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.4416753649711609},{"id":"https://openalex.org/keywords/distributed-shared-memory","display_name":"Distributed shared memory","score":0.42384666204452515},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4121440052986145},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.3983739912509918},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.31977343559265137},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3112438917160034},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.30924779176712036}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8447204828262329},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.7095498442649841},{"id":"https://openalex.org/C133371097","wikidata":"https://www.wikidata.org/wiki/Q868014","display_name":"Non-uniform memory access","level":5,"score":0.700430154800415},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.6931349039077759},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.6366556286811829},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6282860040664673},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5786253809928894},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5540517568588257},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.5273286700248718},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.4825941324234009},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.4566880464553833},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.4416753649711609},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.42384666204452515},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4121440052986145},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.3983739912509918},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.31977343559265137},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3112438917160034},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.30924779176712036},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126600000068","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126600000068","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W254684032","https://openalex.org/W4317815260","https://openalex.org/W4321458411","https://openalex.org/W2041174925","https://openalex.org/W2168550483","https://openalex.org/W2145484885","https://openalex.org/W4382407528","https://openalex.org/W2117533242","https://openalex.org/W1975698617","https://openalex.org/W4233816696"],"abstract_inverted_index":{"Analytical":[0],"models":[1],"were":[2,9],"developed":[3],"and":[4,22,52,68,76,144],"simulations":[5],"of":[6,34,39,45,55,74,87,99,119,124],"memory":[7,36,94,103,115,142],"latency":[8,132],"performed":[10],"for":[11,25,71],"Uniform":[12],"Memory":[13,17],"Access":[14,18],"(UMA),":[15],"Non-Uniform":[16],"(NUMA),":[19],"Local-Remote-Global":[20],"(LRG),":[21],"RCR":[23,61,79],"architectures":[24,70,82],"hit":[26,85],"rates":[27,86],"from":[28,48],"0.1":[29],"to":[30,41,50,57,126],"0.9":[31],"in":[32],"steps":[33],"0.1,":[35,51],"access":[37,47,110],"times":[38],"10":[40],"100":[42],"ns,":[43],"proportions":[44],"read/write":[46],"0.01":[49],"block":[53],"sizes":[54],"8":[56],"64":[58],"words.":[59],"The":[60],"architecture":[62],"provides":[63],"favorable":[64],"performance":[65],"over":[66],"UMA":[67],"NUMA":[69],"all":[72,113],"ranges":[73],"application":[75],"system":[77],"parameters.":[78],"outperforms":[80],"LRG":[81],"when":[83],"the":[84,88,150],"processor":[89,106],"cache":[90],"exceed":[91,95],"80%and":[92],"replicated":[93,102,114],"25%.":[96],"Thus,":[97],"inclusion":[98],"a":[100],"small":[101],"at":[104],"each":[105],"significantly":[107],"reduces":[108],"expected":[109],"time":[111],"since":[112],"hits":[116],"become":[117],"independent":[118],"global":[120],"traffic.":[121],"For":[122],"configurations":[123],"up":[125],"32":[127],"processors,":[128],"results":[129],"show":[130],"that":[131],"is":[133],"further":[134],"reduced":[135],"by":[136],"distinguishing":[137],"burst-mode":[138],"transfers":[139],"between":[140],"isolated":[141],"accesses":[143],"those":[145],"which":[146],"are":[147],"incrementally":[148],"outside":[149],"working":[151],"set.":[152]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}