{"id":"https://openalex.org/W2018518808","doi":"https://doi.org/10.1142/s0218001495000134","title":"A DESIGN METHODOLOGY FOR VERY LARGE ARRAY PROCESSORS-PART 2: PACUBE VLSI ARRAYS","display_name":"A DESIGN METHODOLOGY FOR VERY LARGE ARRAY PROCESSORS-PART 2: PACUBE VLSI ARRAYS","publication_year":1995,"publication_date":"1995-04-01","ids":{"openalex":"https://openalex.org/W2018518808","doi":"https://doi.org/10.1142/s0218001495000134","mag":"2018518808"},"language":"en","primary_location":{"id":"doi:10.1142/s0218001495000134","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218001495000134","pdf_url":null,"source":{"id":"https://openalex.org/S41486457","display_name":"International Journal of Pattern Recognition and Artificial Intelligence","issn_l":"0218-0014","issn":["0218-0014","1793-6381"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Pattern Recognition and Artificial Intelligence","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"N. VENKATESWARAN","orcid":null},"institutions":[{"id":"https://openalex.org/I170558118","display_name":"Sri Venkateswara University","ror":"https://ror.org/05weahn72","country_code":"IN","type":"education","lineage":["https://openalex.org/I170558118"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"N. VENKATESWARAN","raw_affiliation_strings":["Department of Computer Science and Engineering Sri Venkateswara College of Engineering Pennalur, Sriperumbudur 602105, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering Sri Venkateswara College of Engineering Pennalur, Sriperumbudur 602105, India","institution_ids":["https://openalex.org/I170558118"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076221729","display_name":"Srividhya Pattabiraman","orcid":null},"institutions":[{"id":"https://openalex.org/I170558118","display_name":"Sri Venkateswara University","ror":"https://ror.org/05weahn72","country_code":"IN","type":"education","lineage":["https://openalex.org/I170558118"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S. PATTABIRAMAN","raw_affiliation_strings":["Department of Computer Science and Engineering Sri Venkateswara College of Engineering Pennalur, Sriperumbudur 602105, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering Sri Venkateswara College of Engineering Pennalur, Sriperumbudur 602105, India","institution_ids":["https://openalex.org/I170558118"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073706383","display_name":"Jayant DeSouza","orcid":null},"institutions":[{"id":"https://openalex.org/I170558118","display_name":"Sri Venkateswara University","ror":"https://ror.org/05weahn72","country_code":"IN","type":"education","lineage":["https://openalex.org/I170558118"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"J. DESOUZA","raw_affiliation_strings":["Department of Computer Science and Engineering Sri Venkateswara College of Engineering Pennalur, Sriperumbudur 602105, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering Sri Venkateswara College of Engineering Pennalur, Sriperumbudur 602105, India","institution_ids":["https://openalex.org/I170558118"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037649382","display_name":"G. Sriram","orcid":null},"institutions":[{"id":"https://openalex.org/I170558118","display_name":"Sri Venkateswara University","ror":"https://ror.org/05weahn72","country_code":"IN","type":"education","lineage":["https://openalex.org/I170558118"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"G. SRIRAM","raw_affiliation_strings":["Department of Computer Science and Engineering Sri Venkateswara College of Engineering Pennalur, Sriperumbudur 602105, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering Sri Venkateswara College of Engineering Pennalur, Sriperumbudur 602105, India","institution_ids":["https://openalex.org/I170558118"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069808383","display_name":"Ramachandran Srinivasan","orcid":"https://orcid.org/0000-0001-7248-142X"},"institutions":[{"id":"https://openalex.org/I170558118","display_name":"Sri Venkateswara University","ror":"https://ror.org/05weahn72","country_code":"IN","type":"education","lineage":["https://openalex.org/I170558118"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"R. SRINIVASAN","raw_affiliation_strings":["Department of Computer Science and Engineering Sri Venkateswara College of Engineering Pennalur, Sriperumbudur 602105, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering Sri Venkateswara College of Engineering Pennalur, Sriperumbudur 602105, India","institution_ids":["https://openalex.org/I170558118"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059073882","display_name":"Ravi Sankar","orcid":"https://orcid.org/0000-0003-2206-6767"},"institutions":[{"id":"https://openalex.org/I170558118","display_name":"Sri Venkateswara University","ror":"https://ror.org/05weahn72","country_code":"IN","type":"education","lineage":["https://openalex.org/I170558118"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"R. SANKAR","raw_affiliation_strings":["Department of Computer Science and Engineering Sri Venkateswara College of Engineering Pennalur, Sriperumbudur 602105, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering Sri Venkateswara College of Engineering Pennalur, Sriperumbudur 602105, India","institution_ids":["https://openalex.org/I170558118"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000358469","display_name":"Gulivindala Suresh","orcid":"https://orcid.org/0000-0002-8411-8190"},"institutions":[{"id":"https://openalex.org/I170558118","display_name":"Sri Venkateswara University","ror":"https://ror.org/05weahn72","country_code":"IN","type":"education","lineage":["https://openalex.org/I170558118"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"G. SURESH","raw_affiliation_strings":["Department of Computer Science and Engineering Sri Venkateswara College of Engineering Pennalur, Sriperumbudur 602105, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering Sri Venkateswara College of Engineering Pennalur, Sriperumbudur 602105, India","institution_ids":["https://openalex.org/I170558118"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I170558118"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.1257279,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"09","issue":"02","first_page":"263","last_page":"301"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.9399075508117676},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7492533326148987},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6811959743499756},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.6301678419113159},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5994681715965271},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.45771732926368713},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45501816272735596},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.44702908396720886},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.4441480040550232},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4063721001148224},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3804435133934021}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.9399075508117676},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7492533326148987},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6811959743499756},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.6301678419113159},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5994681715965271},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.45771732926368713},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45501816272735596},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.44702908396720886},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.4441480040550232},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4063721001148224},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3804435133934021},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218001495000134","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218001495000134","pdf_url":null,"source":{"id":"https://openalex.org/S41486457","display_name":"International Journal of Pattern Recognition and Artificial Intelligence","issn_l":"0218-0014","issn":["0218-0014","1793-6381"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Pattern Recognition and Artificial Intelligence","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4399999976158142,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2015155483","https://openalex.org/W2143509781","https://openalex.org/W4309935840","https://openalex.org/W2046817858","https://openalex.org/W2012014781","https://openalex.org/W2017736121","https://openalex.org/W2085192548","https://openalex.org/W1972395546","https://openalex.org/W2170906710","https://openalex.org/W2052520871"],"abstract_inverted_index":{"The":[0],"types":[1],"of":[2,24,89,119],"functional":[3,111,131],"VLSI":[4,26,40,50,63,92,110],"chips":[5],"needed":[6],"for":[7,44,57,66,105,157],"general":[8],"and":[9,34,70],"special":[10,48,72],"purpose":[11,49,73],"(computationally":[12],"intensive)":[13],"applications":[14],"are":[15,36,42],"wide":[16],"ranging,":[17],"Hence,":[18],"to":[19,134,151],"reduce":[20],"the":[21,117,120,130,135,141],"turn-around":[22],"time":[23],"these":[25,39],"chips,":[27],"mask/field":[28],"programmable":[29,62,83],"PLAs,":[30],"gate":[31],"arrays":[32,41,100,143],"SLAs":[33],"FPGAs":[35],"available.":[37],"However":[38],"unsuitable":[43],"designing":[45,67],"ultrahigh":[46,68],"performance":[47,69],"chips.":[51],"There":[52],"is":[53,94,116,123],"a":[54,59,78,127,152],"strong":[55],"need":[56],"developing":[58],"suitable":[60],"mask":[61,82,103],"structures":[64],"exclusively":[65],"cost-effective":[71,107],"systems.":[74],"For":[75],"this":[76,97],"purpose,":[77],"macro":[79],"cell":[80],"based":[81],"Pacube":[84],"(PA":[85],"3":[86],"\u2014Programmable":[87],"Array":[88,90],"Adders)":[91],"array":[93],"proposed":[95],"in":[96,125],"paper.":[98],"These":[99],"can":[101],"be":[102],"programmed":[104],"building":[106],"super":[108],"computing":[109],"units.":[112],"Another":[113],"important":[114],"feature":[115],"architecture":[118],"macro-cell,":[121],"which":[122],"designed":[124],"such":[126],"way":[128],"that":[129],"units":[132],"corresponding":[133],"G-set":[136],"equations":[137],"when":[138],"mapped":[139],"on":[140],"macro-cell":[142],"possess":[144],"identical":[145],"data":[146],"flow":[147],"control.":[148],"This":[149],"leads":[150],"highly":[153],"simplified":[154],"control":[155],"design":[156],"executing":[158],"complex":[159],"computations.":[160]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}