{"id":"https://openalex.org/W1972952102","doi":"https://doi.org/10.1142/s0218001495000122","title":"A DESIGN METHODOLOGY FOR VERY LARGE ARRAY PROCESSORS\u2014PART 1: GIPOP PROCESSOR ARRAY","display_name":"A DESIGN METHODOLOGY FOR VERY LARGE ARRAY PROCESSORS\u2014PART 1: GIPOP PROCESSOR ARRAY","publication_year":1995,"publication_date":"1995-04-01","ids":{"openalex":"https://openalex.org/W1972952102","doi":"https://doi.org/10.1142/s0218001495000122","mag":"1972952102"},"language":"en","primary_location":{"id":"doi:10.1142/s0218001495000122","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218001495000122","pdf_url":null,"source":{"id":"https://openalex.org/S41486457","display_name":"International Journal of Pattern Recognition and Artificial Intelligence","issn_l":"0218-0014","issn":["0218-0014","1793-6381"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Pattern Recognition and Artificial Intelligence","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"N. VENKATESWARAN","orcid":null},"institutions":[{"id":"https://openalex.org/I170558118","display_name":"Sri Venkateswara University","ror":"https://ror.org/05weahn72","country_code":"IN","type":"education","lineage":["https://openalex.org/I170558118"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"N. VENKATESWARAN","raw_affiliation_strings":["Department of Computer Science and Engineering Sri Venkateswara College of Engineering Pennalur, Sriperumbudur 602105, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering Sri Venkateswara College of Engineering Pennalur, Sriperumbudur 602105, India","institution_ids":["https://openalex.org/I170558118"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076221729","display_name":"Srividhya Pattabiraman","orcid":null},"institutions":[{"id":"https://openalex.org/I170558118","display_name":"Sri Venkateswara University","ror":"https://ror.org/05weahn72","country_code":"IN","type":"education","lineage":["https://openalex.org/I170558118"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S. PATTABIRAMAN","raw_affiliation_strings":["Department of Computer Science and Engineering Sri Venkateswara College of Engineering Pennalur, Sriperumbudur 602105, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering Sri Venkateswara College of Engineering Pennalur, Sriperumbudur 602105, India","institution_ids":["https://openalex.org/I170558118"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001990444","display_name":"R. Devanathan","orcid":"https://orcid.org/0000-0002-0733-2046"},"institutions":[{"id":"https://openalex.org/I170558118","display_name":"Sri Venkateswara University","ror":"https://ror.org/05weahn72","country_code":"IN","type":"education","lineage":["https://openalex.org/I170558118"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"R. DEVANATHAN","raw_affiliation_strings":["Department of Computer Science and Engineering Sri Venkateswara College of Engineering Pennalur, Sriperumbudur 602105, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering Sri Venkateswara College of Engineering Pennalur, Sriperumbudur 602105, India","institution_ids":["https://openalex.org/I170558118"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108783423","display_name":"Bharath Kumaran","orcid":null},"institutions":[{"id":"https://openalex.org/I170558118","display_name":"Sri Venkateswara University","ror":"https://ror.org/05weahn72","country_code":"IN","type":"education","lineage":["https://openalex.org/I170558118"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"B. KUMARAN","raw_affiliation_strings":["Department of Computer Science and Engineering Sri Venkateswara College of Engineering Pennalur, Sriperumbudur 602105, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering Sri Venkateswara College of Engineering Pennalur, Sriperumbudur 602105, India","institution_ids":["https://openalex.org/I170558118"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102459588","display_name":"ASHRAF AHMED","orcid":null},"institutions":[{"id":"https://openalex.org/I170558118","display_name":"Sri Venkateswara University","ror":"https://ror.org/05weahn72","country_code":"IN","type":"education","lineage":["https://openalex.org/I170558118"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"ASHRAF AHMED","raw_affiliation_strings":["Department of Computer Science and Engineering Sri Venkateswara College of Engineering Pennalur, Sriperumbudur 602105, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering Sri Venkateswara College of Engineering Pennalur, Sriperumbudur 602105, India","institution_ids":["https://openalex.org/I170558118"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039909480","display_name":"SANKARA NARAYANAN","orcid":null},"institutions":[{"id":"https://openalex.org/I170558118","display_name":"Sri Venkateswara University","ror":"https://ror.org/05weahn72","country_code":"IN","type":"education","lineage":["https://openalex.org/I170558118"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"SANKARA NARAYANAN","raw_affiliation_strings":["Department of Computer Science and Engineering Sri Venkateswara College of Engineering Pennalur, Sriperumbudur 602105, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering Sri Venkateswara College of Engineering Pennalur, Sriperumbudur 602105, India","institution_ids":["https://openalex.org/I170558118"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.09136653,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"09","issue":"02","first_page":"231","last_page":"262"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9894000291824341,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/massively-parallel","display_name":"Massively parallel","score":0.8435280323028564},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7955006957054138},{"id":"https://openalex.org/keywords/processor-array","display_name":"Processor array","score":0.6130248308181763},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.5900211334228516},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5684064626693726},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5366392135620117},{"id":"https://openalex.org/keywords/parallel-processing","display_name":"Parallel processing","score":0.5287425518035889},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5253058075904846},{"id":"https://openalex.org/keywords/product","display_name":"Product (mathematics)","score":0.4936128854751587},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.4854496121406555},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.4632137715816498},{"id":"https://openalex.org/keywords/array-processing","display_name":"Array processing","score":0.4544563293457031},{"id":"https://openalex.org/keywords/general-purpose","display_name":"General purpose","score":0.4498448073863983},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4336947500705719},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3134784698486328},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.24343761801719666},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.19123414158821106},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.18188536167144775}],"concepts":[{"id":"https://openalex.org/C190475519","wikidata":"https://www.wikidata.org/wiki/Q544384","display_name":"Massively parallel","level":2,"score":0.8435280323028564},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7955006957054138},{"id":"https://openalex.org/C2776189500","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Processor array","level":2,"score":0.6130248308181763},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.5900211334228516},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5684064626693726},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5366392135620117},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.5287425518035889},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5253058075904846},{"id":"https://openalex.org/C90673727","wikidata":"https://www.wikidata.org/wiki/Q901718","display_name":"Product (mathematics)","level":2,"score":0.4936128854751587},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.4854496121406555},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.4632137715816498},{"id":"https://openalex.org/C2778545087","wikidata":"https://www.wikidata.org/wiki/Q4795883","display_name":"Array processing","level":4,"score":0.4544563293457031},{"id":"https://openalex.org/C2982832238","wikidata":"https://www.wikidata.org/wiki/Q5531640","display_name":"General purpose","level":2,"score":0.4498448073863983},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4336947500705719},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3134784698486328},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.24343761801719666},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.19123414158821106},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.18188536167144775},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218001495000122","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218001495000122","pdf_url":null,"source":{"id":"https://openalex.org/S41486457","display_name":"International Journal of Pattern Recognition and Artificial Intelligence","issn_l":"0218-0014","issn":["0218-0014","1793-6381"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Pattern Recognition and Artificial Intelligence","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2136856495","https://openalex.org/W2090758225","https://openalex.org/W2102735377","https://openalex.org/W2154741861","https://openalex.org/W1998817374","https://openalex.org/W2969260674","https://openalex.org/W1976665174","https://openalex.org/W1943306263","https://openalex.org/W2172119162","https://openalex.org/W2123707282"],"abstract_inverted_index":{"Very":[0,16],"Large":[1,17],"Array":[2,74],"Processors":[3],"(VLAP)":[4],"will":[5],"be":[6],"the":[7,10,87,96,119],"need":[8],"of":[9,30,36,81,123],"future":[11],"for":[12,39,128,137,152,162,169],"solving":[13],"computationally":[14],"intense":[15],"Problems":[18],"(VLP)":[19],"common":[20],"in":[21,60,167],"pattern":[22],"recognition,":[23],"image":[24],"processing":[25,84],"and":[26,53,106,109,126,156,166],"other":[27],"related":[28],"areas":[29],"digital":[31],"signal":[32],"processing.":[33,131],"Design":[34],"methodology":[35,151],"such":[37],"VLAPs":[38],"massively":[40,129],"parallel":[41,130],"dedicated/general":[42],"purpose":[43,99,164],"applications":[44,165],"is":[45,78],"highly":[46],"complex.":[47],"Two":[48],"companion":[49],"papers":[50],"(Part":[51],"1":[52],"Part":[54,64,143],"2)":[55],"on":[56,140],"VLAP":[57,69],"are":[58],"presented":[59],"this":[61],"issue.":[62],"In":[63,142],"1,":[65],"we":[66,145],"propose":[67,146],"a":[68,103,135,147],"called":[70,86],"Reconfigurable":[71],"GIPOP":[72],"Processor":[73],"(RGPA).":[75],"The":[76],"RGPA":[77],"made":[79],"up":[80],"high":[82,158],"performance":[83,159],"elements":[85],"Generalized":[88],"Inner":[89],"Product":[90,92],"Outer":[91],"(GIPOP)":[93],"processor.":[94],"Unlike":[95],"traditional":[97],"special/general":[98],"processors,":[100],"ours":[101],"has":[102],"totally":[104],"different":[105],"new":[107],"architecture":[108],"organization":[110],"involving":[111],"higher":[112],"level":[113],"functional":[114],"units":[115],"to":[116],"match":[117],"with":[118],"complex":[120],"computational":[121],"structures":[122],"numeric":[124],"algorithms":[125],"suitable":[127],"We":[132],"also":[133],"present":[134],"strategy":[136],"mapping":[138],"VLPs":[139],"VLAPs.":[141,170],"2,":[144],"novel":[148],"VLSI":[149],"design":[150],"implementing":[153],"cost":[154],"effective":[155],"very":[157],"processors":[160],"meant":[161],"special":[163],"particular,":[168]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}