{"id":"https://openalex.org/W2064341664","doi":"https://doi.org/10.1142/s0129626495000096","title":"THE STATIC NETWORK: A HIGH PERFORMANCE RECONFIGURABLE COMMUNICATION NETWORK","display_name":"THE STATIC NETWORK: A HIGH PERFORMANCE RECONFIGURABLE COMMUNICATION NETWORK","publication_year":1995,"publication_date":"1995-03-01","ids":{"openalex":"https://openalex.org/W2064341664","doi":"https://doi.org/10.1142/s0129626495000096","mag":"2064341664"},"language":"en","primary_location":{"id":"doi:10.1142/s0129626495000096","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0129626495000096","pdf_url":null,"source":{"id":"https://openalex.org/S18360026","display_name":"Parallel Processing Letters","issn_l":"0129-6264","issn":["0129-6264","1793-642X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Parallel Processing Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036547514","display_name":"C\u00e9cile Germain","orcid":"https://orcid.org/0000-0002-9764-9783"},"institutions":[{"id":"https://openalex.org/I102197404","display_name":"Universit\u00e9 Paris-Sud","ror":"https://ror.org/028rypz17","country_code":"FR","type":"education","lineage":["https://openalex.org/I102197404"]},{"id":"https://openalex.org/I4210144804","display_name":"Laboratoire de Recherche en Informatique","ror":"https://ror.org/04e3ktk27","country_code":"FR","type":"facility","lineage":["https://openalex.org/I102197404","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I4210144804","https://openalex.org/I4210159245"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"CECILE GERMAIN","raw_affiliation_strings":["LRI, Universit\u00e9 Paris-Sud, 91405, Orsay, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LRI, Universit\u00e9 Paris-Sud, 91405, Orsay, France","institution_ids":["https://openalex.org/I102197404","https://openalex.org/I4210144804"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046613458","display_name":"Franck Cappello","orcid":"https://orcid.org/0000-0002-7890-3934"},"institutions":[{"id":"https://openalex.org/I102197404","display_name":"Universit\u00e9 Paris-Sud","ror":"https://ror.org/028rypz17","country_code":"FR","type":"education","lineage":["https://openalex.org/I102197404"]},{"id":"https://openalex.org/I4210144804","display_name":"Laboratoire de Recherche en Informatique","ror":"https://ror.org/04e3ktk27","country_code":"FR","type":"facility","lineage":["https://openalex.org/I102197404","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I4210144804","https://openalex.org/I4210159245"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"FRANCK CAPPELLO","raw_affiliation_strings":["LRI, Universit\u00e9 Paris-Sud, 91405, Orsay, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LRI, Universit\u00e9 Paris-Sud, 91405, Orsay, France","institution_ids":["https://openalex.org/I102197404","https://openalex.org/I4210144804"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.21584173,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"05","issue":"01","first_page":"97","last_page":"109"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9940000176429749,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9937999844551086,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8431091904640198},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6356991529464722},{"id":"https://openalex.org/keywords/compile-time","display_name":"Compile time","score":0.5873591303825378},{"id":"https://openalex.org/keywords/mimd","display_name":"MIMD","score":0.5633537769317627},{"id":"https://openalex.org/keywords/massively-parallel","display_name":"Massively parallel","score":0.5401161909103394},{"id":"https://openalex.org/keywords/network-architecture","display_name":"Network architecture","score":0.4902699291706085},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4749443829059601},{"id":"https://openalex.org/keywords/circuit-switching","display_name":"Circuit switching","score":0.4600088894367218},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.43996939063072205},{"id":"https://openalex.org/keywords/network-simulation","display_name":"Network simulation","score":0.43632084131240845},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.43008190393447876},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.37737035751342773},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3702024817466736},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.35885733366012573}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8431091904640198},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6356991529464722},{"id":"https://openalex.org/C200833197","wikidata":"https://www.wikidata.org/wiki/Q333707","display_name":"Compile time","level":3,"score":0.5873591303825378},{"id":"https://openalex.org/C21032095","wikidata":"https://www.wikidata.org/wiki/Q1149237","display_name":"MIMD","level":2,"score":0.5633537769317627},{"id":"https://openalex.org/C190475519","wikidata":"https://www.wikidata.org/wiki/Q544384","display_name":"Massively parallel","level":2,"score":0.5401161909103394},{"id":"https://openalex.org/C193415008","wikidata":"https://www.wikidata.org/wiki/Q639681","display_name":"Network architecture","level":2,"score":0.4902699291706085},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4749443829059601},{"id":"https://openalex.org/C74294265","wikidata":"https://www.wikidata.org/wiki/Q506273","display_name":"Circuit switching","level":2,"score":0.4600088894367218},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.43996939063072205},{"id":"https://openalex.org/C139940560","wikidata":"https://www.wikidata.org/wiki/Q290036","display_name":"Network simulation","level":2,"score":0.43632084131240845},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.43008190393447876},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.37737035751342773},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3702024817466736},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.35885733366012573},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0129626495000096","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0129626495000096","pdf_url":null,"source":{"id":"https://openalex.org/S18360026","display_name":"Parallel Processing Letters","issn_l":"0129-6264","issn":["0129-6264","1793-642X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Parallel Processing Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.550000011920929,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2050701500","https://openalex.org/W348050105","https://openalex.org/W228891588","https://openalex.org/W4285245188","https://openalex.org/W2389750224","https://openalex.org/W1537404773","https://openalex.org/W2148642042","https://openalex.org/W2028783545","https://openalex.org/W1515816639","https://openalex.org/W2025552456"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,8,31,44,66,104,121],"new":[4],"interconnection":[5,58],"network":[6,45,62,116,142],"for":[7,47],"massively":[9],"parallel":[10],"architecture":[11],"based":[12,72],"on":[13,30,73],"the":[14,22,35,48,56,96,100],"static":[15,61],"model":[16,23,50],"of":[17,21,55,125],"communication.":[18],"The":[19,60,80,92,115,141],"principle":[20],"is":[24,63,83,117,143],"to":[25,65,108,119,138],"schedule":[26],"at":[27,40],"run":[28],"time,":[29],"circuit":[32],"switching":[33],"hardware,":[34],"off-line":[36],"routed":[37],"circuits":[38],"computed":[39],"compile":[41],"time.":[42],"Designing":[43],"especially":[46],"compiled":[49],"can":[51,147],"take":[52],"full":[53],"benefit":[54],"current":[57],"technology.":[59],"intended":[64],"synchronised":[67],"MIMD":[68],"distributed":[69],"memory":[70],"machine,":[71],"high":[74],"performance":[75],"processing":[76],"nodes":[77],"including":[78],"microprocessors.":[79],"application":[81],"scope":[82],"numerical":[84],"computation,":[85],"where":[86],"all":[87],"communication":[88],"patterns":[89],"may":[90],"occur.":[91],"hardware":[93],"issues":[94],"are":[95],"various":[97],"synchronisations":[98],"inside":[99],"network,":[101],"which":[102],"need":[103],"sophisticated":[105],"switch":[106],"design":[107],"keep":[109],"pace":[110],"with":[111],"1.33":[112],"Gbit/s":[113],"links.":[114],"designed":[118],"reach":[120],"sustained":[122],"aggregate":[123],"bandwidth":[124],"more":[126],"than":[127,135],"500GBytes/s,":[128],"and":[129,146],"provide":[130],"an":[131],"overall":[132],"latency":[133],"less":[134],"270ns,":[136],"up":[137],"4K":[139],"inputs.":[140],"fully":[144],"pipelined":[145],"be":[148],"reconfigured":[149],"each":[150],"60ns.":[151]},"counts_by_year":[],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}